Creating a Versatile S-Box for an N-bit AES Algorithm using Reversible Logic

In the state of art technology, substantial amount of research on quantum computers is explored.Mathematical problems unsolved by present day computers are well addressed by quantum device, such future computers are capable of breaking existing public key crypto-systems very well.Any cryptographic technique's strength depends on the key size and secure transmission.To overcome the security issues and attacks by future computers, we propose quantum resistant and generalized approach to AES(Advanced Encryption Standard).AES is the most widely used symmetric key and block cipher cryptographic algorithm, known for its high security, speed, and strength.According to Shannon's theorem, achieving optimal security requires a one-to-one correspondence between each bit of the message and each bit of the key, meaning that the lengths of both the key and the message should be the same.Hence, we proposed an approach , where message size is increased from 128 bits to 192, 256, 512 and 1024 bits and key size is also made same as that of message size.The security of AES algorithm is enhanced by creating dynamic S-Box, as S-Box used in standard AES is static throughout AES encryption.The confusion capability for AES is provided by this S-Box.The S-Box used in standard AES is static throughout the encryption process.In order to make AES more secure, dynamic S-Box is created.This dynamic S-Box is made dependent on message and key.Each time S-Box varies according to message and key.The implementations of AES with message sizes of 192, 256, 512, 1024 and key sizes as that of message size are discussed.Dynamic S-Box is proposed and implemented using reversible logic to mitigate the power dissipation.The proposed scheme is simulated and the analysis of power is carried out using the Genus tool, proving it to be efficient in terms of power, gate usage, garbage, and quantum cost.Testing of dynamic S-Box is done using hamming distance, strict avalanche effect, correlation factor.

Authors

Institutions

Publication Details

Journal
Communications on Applied Electronics
Published
2025-02-03
DOI
https://doi.org/10.5120/cae2025652906
Primary Topic
Quantum-Dot Cellular Automata
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Creating a Versatile S-Box for an N-bit AES Algorithm using Reversible Logic

Rajashekar B. Shettar, K. Supriya, M Rajeshwari, Rohini S.H.
Communications on Applied Electronics
Quantum-Dot Cellular Automata
article

Creating a Versatile S-Box for an N-bit AES Algorithm using Reversible Logic

Rajashekar B. Shettar, K. Supriya, M Rajeshwari, Rohini S.H.
article en

Abstract

In the state of art technology, substantial amount of research on quantum computers is explored.Mathematical problems unsolved by present day computers are well addressed by quantum device, such future computers are capable of breaking existing public key crypto-systems very well.Any cryptographic technique's strength depends on the key size and secure transmission.To overcome the security issues and attacks by future computers, we propose quantum resistant and generalized approach to AES(Advanced Encryption Standard).AES is the most widely used symmetric key and block cipher cryptographic algorithm, known for its high security, speed, and strength.According to Shannon's theorem, achieving optimal security requires a one-to-one correspondence between each bit of the message and each bit of the key, meaning that the lengths of both the key and the message should be the same.Hence, we proposed an approach , where message size is increased from 128 bits to 192, 256, 512 and 1024 bits and key size is also made same as that of message size.The security of AES algorithm is enhanced by creating dynamic S-Box, as S-Box used in standard AES is static throughout AES encryption.The confusion capability for AES is provided by this S-Box.The S-Box used in standard AES is static throughout the encryption process.In order to make AES more secure, dynamic S-Box is created.This dynamic S-Box is made dependent on message and key.Each time S-Box varies according to message and key.The implementations of AES with message sizes of 192, 256, 512, 1024 and key sizes as that of message size are discussed.Dynamic S-Box is proposed and implemented using reversible logic to mitigate the power dissipation.The proposed scheme is simulated and the analysis of power is carried out using the Genus tool, proving it to be efficient in terms of power, gate usage, garbage, and quantum cost.Testing of dynamic S-Box is done using hamming distance, strict avalanche effect, correlation factor.

Communications on Applied ElectronicsVol. 7(40)
KLE Technological University (IN)
Openalex Percentile: Top 88%
Quantum-Dot Cellular Automata
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Creating a Versatile S-Box for an N-bit AES Algorithm using Reversible Logic — Rajashekar B. Shettar, K. Supriya, et al. · Communications on Applied Electronics (2025) | TGRS Research Map | TGRS