MFA Based RISC-V Evalution and strategy Exploration of MRAM

This project presents a 16-bit RISC processor designed with a Multiplier-Free Algorithm (MFA) to replace the conventional Full Adder (FA), thereby reducing power consumption, delay, and area utilization.The Reduced Instruction Set Computer (RISC) architecture offers enhanced performance, higher operational speed, and a simplified instruction set.The key achievement in this work is the implementation of MFA-based multipliers in the Arithmetic and Logic Unit (ALU) and Multiplier and Accumulator (MAC), replacing traditional full-adder-based designs.MFA optimizes computational efficiency by eliminating complex multiplication operations, significantly improving processing speed and reducing overall power consumption.Additionally, the processor incorporates Magnetoresistive Random Access Memory (MRAM) for enhanced energy efficiency and nonvolatile storage.The designed RISC processor consists of functional blocks such as a Control Unit, Data Path, Register Bank, Program Counter, and Memory Unit.The proposed MFA-based RISC processor is capable of executing 14 instructions efficiently.It exhibits power savings and reduced delay in In comparison with conventional MAC and ALU architectures, the incorporation of the Multi-Function ALU (MFA) within the Vedic ALU and MAC units significantly improves computational speed while effectively reducing power consumption and area utilization.This approach achieves approximately a 2.5% decrease in LUT (Look-Up Table ) usage.The complete 16-bit RISC processor architecture, based on MFA, is implemented using Verilog HDL and synthesized using Xilinx Vivado 2018.3.Additionally, MRAM (Magneto resistive RAM) is designed using Tanner EDA tools and seamlessly integrated into the Vivado environment for evaluation as part of the RISC processor system.