CV Characterization of Si/SiGe Heterostructures at Cryo Temperatures

The usage of semiconductor devices as quantum dots is a promising way to achieve a large number of qubits located on a small area. To further improve the quality of such devices, it is crucial to get a firm understanding of the defect location and energies in the device. Recent studies show that a large number of defects are located at the Si/SiO<inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</inf> interface and get filled by tunneling processes, resulting in non-equilibrium conditions and anomalous behaviors in various electrical measurements, such as unexpected shifts in capacitance and transfer characteristics. In this study, we perform CV measurements at cryogenic temperatures (T = 4 K) to analyze the distinct operating stages during which different device layers become populated by carriers. These measurements are used to analyze the behaviour of the occurring shift of Vth in the buried silicon quantum well (SiQW). Furthermore, the recovery of these Vth shifts has been investigated by using different light sources to illuminate the devices.

Authors

Institutions

Publication Details

Published
2025-03-30
DOI
https://doi.org/10.1109/irps48204.2025.10982705
Primary Topic
Silicon and Solar Cell Technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

CV Characterization of Si/SiGe Heterostructures at Cryo Temperatures

Clément Godfrin, Bart Raes, Alexander Grill, Kristiaan De Greve et al.
Silicon and Solar Cell Technologies
article

CV Characterization of Si/SiGe Heterostructures at Cryo Temperatures

Clément Godfrin, Bart Raes, Alexander Grill, Kristiaan De Greve, S. Baudot, Michael Waltl, Stefan Kubicek, F. Stampfl
article en

Abstract

The usage of semiconductor devices as quantum dots is a promising way to achieve a large number of qubits located on a small area. To further improve the quality of such devices, it is crucial to get a firm understanding of the defect location and energies in the device. Recent studies show that a large number of defects are located at the Si/SiO<inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</inf> interface and get filled by tunneling processes, resulting in non-equilibrium conditions and anomalous behaviors in various electrical measurements, such as unexpected shifts in capacitance and transfer characteristics. In this study, we perform CV measurements at cryogenic temperatures (T = 4 K) to analyze the distinct operating stages during which different device layers become populated by carriers. These measurements are used to analyze the behaviour of the occurring shift of Vth in the buried silicon quantum well (SiQW). Furthermore, the recovery of these Vth shifts has been investigated by using different light sources to illuminate the devices.

TU Wien (AT), Christian Doppler Laboratory for Thermoelectricity (AT), IMEC (BE)
Openalex Percentile: Top 91%
Silicon and Solar Cell Technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

CV Characterization of Si/SiGe Heterostructures at Cryo Temperatures — Clément Godfrin, Bart Raes, et al. · (2025) | TGRS Research Map | TGRS