V<sub>th</sub> and R<sub>on</sub> Instability of GaN Power HEMTs with pGaN Gate Under Negative Gate Bias

We investigate the impact of negative gate stress on the stability of threshold voltage and on-resistance of p-GaN gate power HEMTs. We demonstrate three different trapping processes and describe the related kinetics: (process 1), trapping of electrons at the AlGaN/GaN barrier, induced by the positive gate voltage used to monitor the threshold voltage during stress; (process 2), de-trapping of electrons from donor states, with consequent negative shift in the threshold voltage; (process 3) slow electron trapping in the dielectric/semiconductor interfaces. Reverse gate leakage current was modeled in temperature to understand the physical origin of process 3. The results reported in this paper are of relevance for the stability of p-GaN gate power HEMTs in several real-life applications.

Authors

Institutions

Publication Details

Published
2025-03-30
DOI
https://doi.org/10.1109/irps48204.2025.10983103
Primary Topic
GaN-based semiconductor devices and materials
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Vth and Ron Instability of GaN Power HEMTs with pGaN Gate Under Negative Gate Bias

Enrico Zanoni, D. Favero, G. Meneghesso, M. Tack et al.
GaN-based semiconductor devices and materials
article

Vth and Ron Instability of GaN Power HEMTs with pGaN Gate Under Negative Gate Bias

Enrico Zanoni, D. Favero, G. Meneghesso, M. Tack, A. Stockman, Matteo Meneghini, Carlo De Santi, A. Nardo, P. Vanmeerbeek, Simone Longato
article en

Abstract

We investigate the impact of negative gate stress on the stability of threshold voltage and on-resistance of p-GaN gate power HEMTs. We demonstrate three different trapping processes and describe the related kinetics: (process 1), trapping of electrons at the AlGaN/GaN barrier, induced by the positive gate voltage used to monitor the threshold voltage during stress; (process 2), de-trapping of electrons from donor states, with consequent negative shift in the threshold voltage; (process 3) slow electron trapping in the dielectric/semiconductor interfaces. Reverse gate leakage current was modeled in temperature to understand the physical origin of process 3. The results reported in this paper are of relevance for the stability of p-GaN gate power HEMTs in several real-life applications.

University of Padua (IT), ON Semiconductor (Belgium) (BE)
Climate action
Openalex Percentile: Top 94%
GaN-based semiconductor devices and materials
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.