Photonic Latch Memory Based On Universal Optical Logic Gates

A silicon photonic set-reset latch using universal optical logic gates via electro-optic nonlinearity of ring modulators is reported. Optical set, reset, and outputs, and independent supply light enable scalability. Experimental and simulation results are demonstrated on a programmable platform for photonic gate and latch, respectively.

Authors

Institutions

Publication Details

Published
2025-04-14
DOI
https://doi.org/10.1109/siphotonics64386.2025.10985179
Primary Topic
Photonic and Optical Devices
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Photonic Latch Memory Based On Universal Optical Logic Gates

Farshid Ashtiani
Photonic and Optical Devices
article

Photonic Latch Memory Based On Universal Optical Logic Gates

Farshid Ashtiani
article en

Abstract

A silicon photonic set-reset latch using universal optical logic gates via electro-optic nonlinearity of ring modulators is reported. Optical set, reset, and outputs, and independent supply light enable scalability. Experimental and simulation results are demonstrated on a programmable platform for photonic gate and latch, respectively.

Nokia (United States) (US)
Affordable and clean energy
Openalex Percentile: Top 92%
Photonic and Optical Devices
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Photonic Latch Memory Based On Universal Optical Logic Gates — Farshid Ashtiani · (2025) | TGRS Research Map | TGRS