Zynq-7000 FPGA-in-the-loop implementation of fractional-order PID controllers using a hybrid fixed-point and floating-point approach

Abstract Implementing FPGA-based fractional-order controllers in real-time applications can be challenging due to their memory dependencies. These dependencies require high-order integers, leading to several design complications. Issues such as large design sizes, space exploration, and difficulty creating configurable hardware can affect resource utilization, power consumption, and accuracy. Therefore, this paper presents the implementation of a family of fractional-order PID controllers on the Zynq-7000 FPGA using the Tustin approximation technique, which addresses the memory dependency issue in real-time applications. A hybrid approach combining fixed and floating-point methods enhances computational efficiency, reducing resource utilization alongside greater precision and accuracy. The controllers evaluated include PID, PI-PD1, PI-PD2, PIDD, PI α -PD1, PI α -PD2, PI-PD β 1, PI-PD β 2, PI α -PD β 1, PI α -PD β 2, PI α D β , and PIDD β . These controllers are implemented on three different plants, allowing for a comparison between fractional-order and traditional controllers. The design utilizes the FPGA-in-the-Loop (FIL) feature for real-time validation and performance evaluation through MATLAB/Simulink and Xilinx Vivado. In Plant 1, the PI α -PD2 controller exhibits the least overshoot and the shortest rise time with power consumption from Xilinx of 0.3W. Similarly, in plant 2, all the fractional-order controllers demonstrate less overshoot and quicker settling time than the integer-order controllers with a power consumption of 0.3W. Finally, in plant 3, the fractional-order controller achieves significantly less overshoot and a much shorter rise time than traditional controllers, with power consumption ranging from 3W to 4W. Overall, the performance of Zynq-7000 FPGA-based fractional-order controllers shows improvements in step response characteristics, resource utilization, and power consumption compared to the traditional controllers.

Authors

Institutions

Publication Details

Journal
Engineering Research Express
Published
2025-05-06
DOI
https://doi.org/10.1088/2631-8695/add4ca
Primary Topic
Advanced Control Systems Design
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Zynq-7000 FPGA-in-the-loop implementation of fractional-order PID controllers using a hybrid fixed-point and floating-point approach

Rosdiazli Ibrahim, Madiah Omar, Kishore Bingi, Lalit Bansal et al.
Engineering Research Express
Advanced Control Systems Design
article

Zynq-7000 FPGA-in-the-loop implementation of fractional-order PID controllers using a hybrid fixed-point and floating-point approach

Rosdiazli Ibrahim, Madiah Omar, Kishore Bingi, Lalit Bansal, Aijaz Ali
article en

Abstract

Abstract Implementing FPGA-based fractional-order controllers in real-time applications can be challenging due to their memory dependencies. These dependencies require high-order integers, leading to several design complications. Issues such as large design sizes, space exploration, and difficulty creating configurable hardware can affect resource utilization, power consumption, and accuracy. Therefore, this paper presents the implementation of a family of fractional-order PID controllers on the Zynq-7000 FPGA using the Tustin approximation technique, which addresses the memory dependency issue in real-time applications. A hybrid approach combining fixed and floating-point methods enhances computational efficiency, reducing resource utilization alongside greater precision and accuracy. The controllers evaluated include PID, PI-PD1, PI-PD2, PIDD, PI α -PD1, PI α -PD2, PI-PD β 1, PI-PD β 2, PI α -PD β 1, PI α -PD β 2, PI α D β , and PIDD β . These controllers are implemented on three different plants, allowing for a comparison between fractional-order and traditional controllers. The design utilizes the FPGA-in-the-Loop (FIL) feature for real-time validation and performance evaluation through MATLAB/Simulink and Xilinx Vivado. In Plant 1, the PI α -PD2 controller exhibits the least overshoot and the shortest rise time with power consumption from Xilinx of 0.3W. Similarly, in plant 2, all the fractional-order controllers demonstrate less overshoot and quicker settling time than the integer-order controllers with a power consumption of 0.3W. Finally, in plant 3, the fractional-order controller achieves significantly less overshoot and a much shorter rise time than traditional controllers, with power consumption ranging from 3W to 4W. Overall, the performance of Zynq-7000 FPGA-based fractional-order controllers shows improvements in step response characteristics, resource utilization, and power consumption compared to the traditional controllers.

Engineering Research ExpressVol. 7(2)
Universiti Teknologi Petronas (MY), Central Scientific Instruments Organisation (IN)
Murata Science Foundation
Openalex Percentile: Top 90%
Advanced Control Systems Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.