Memristor-Controlled Reconfigurable N-path Filter Structure Design and Comparison

This paper presents the integration of memristors into N-path filter architectures to develop reconfigurable N-path filters with a tuneable bandwidth. Two different memristor-based N-path filter designs are proposed and systematically compared. One of the architectures was experimentally validated by interfacing it with a memristor package in a laboratory environment, demonstrating a tuneable bandwidth ranging from 1.5 kHz to 2 kHz at a centre frequency of 1 MHz, corresponding to a tuneable quality factor (Q factor) of between 500 and 667. Additionally, this design enables centre frequency tuning from 0.9 MHz to 1.2 MHz while maintaining a fixed Q factor of 600. The second architecture was evaluated through simulations in the Cadence Virtuoso environment using a memristor model. The results indicate a tuneable bandwidth from 0.99 MHz to 1.38 MHz at a centre frequency of 1 GHz, corresponding to a tuneable Q factor ranging from 730 to 1010. Furthermore, this design allows the centre frequency to be adjusted within the range of 0.99 GHz to 1.38 GHz while preserving a fixed Q factor of 1000. These findings highlight the potential of memristor-based N-path filters in achieving reconfigurable and high-Q filtering capabilities for RF applications.

Authors

Institutions

Publication Details

Journal
Electronics
Published
2025-05-02
DOI
https://doi.org/10.3390/electronics14091858
Citations
1
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.73

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Memristor-Controlled Reconfigurable N-path Filter Structure Design and Comparison

Themis Prodromakis, Shiwei Wang, Fan Yang
1 citations
Electronics
Advanced Memory and Neural Computing
0.73
article

Memristor-Controlled Reconfigurable N-path Filter Structure Design and Comparison

Themis Prodromakis, Shiwei Wang, Fan Yang
article en
1 citations

Abstract

This paper presents the integration of memristors into N-path filter architectures to develop reconfigurable N-path filters with a tuneable bandwidth. Two different memristor-based N-path filter designs are proposed and systematically compared. One of the architectures was experimentally validated by interfacing it with a memristor package in a laboratory environment, demonstrating a tuneable bandwidth ranging from 1.5 kHz to 2 kHz at a centre frequency of 1 MHz, corresponding to a tuneable quality factor (Q factor) of between 500 and 667. Additionally, this design enables centre frequency tuning from 0.9 MHz to 1.2 MHz while maintaining a fixed Q factor of 600. The second architecture was evaluated through simulations in the Cadence Virtuoso environment using a memristor model. The results indicate a tuneable bandwidth from 0.99 MHz to 1.38 MHz at a centre frequency of 1 GHz, corresponding to a tuneable Q factor ranging from 730 to 1010. Furthermore, this design allows the centre frequency to be adjusted within the range of 0.99 GHz to 1.38 GHz while preserving a fixed Q factor of 1000. These findings highlight the potential of memristor-based N-path filters in achieving reconfigurable and high-Q filtering capabilities for RF applications.

ElectronicsVol. 14(9)
University of Edinburgh (GB)
UK Research and Innovation
Openalex Percentile: Top 29%
Advanced Memory and Neural Computing
0.73
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Memristor-Controlled Reconfigurable N-path Filter Structure Design and Comparison — Themis Prodromakis, Shiwei Wang, et al. · Electronics (2025) | TGRS Research Map | TGRS