A High-Speed ASIC Design of Reed-Solomon Erasure Code (RS-EC) Decoders for Fast Data Recovery in Storage

In this letter, a high-speed Reed–Solomon erasure code (RS-EC) decoder circuit is proposed for accelerating the data reconstruction in storage. By utilizing a check matrix instead of a regular Cauchy matrix for encoding the original data, the size of the matrix for decoding the damaged data can be reduced significantly. Moreover, in order to accelerate the matrix inversion related to the RS-EC decoder, the large matrix is partitioned into several small matrices and these small matrices execute the inversion operations individually. Subsequently, an equation method instead of the Gaussian elimination method is proposed for further speeding up the inversions of the small matrices. Eventually, a novel algorithm is proposed for reducing the overall data stream of the RS-EC decoder. The results show that the proposed RS (14, 10) decoder is able to achieve a 6,800 MBps throughput, under the synthesis of TSMC 130 nm process design kits (PDK). The corresponding data stream of the decoder is reduced to 55% if only one data block is required to reconstruct.

Authors

Institutions

Publication Details

Journal
IEEE Embedded Systems Letters
Published
2025-05-02
DOI
https://doi.org/10.1109/les.2025.3566686
Primary Topic
Advanced Data Storage Technologies
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A High-Speed ASIC Design of Reed-Solomon Erasure Code (RS-EC) Decoders for Fast Data Recovery in Storage

Weize Yu, Nengyuan Sun, Jinghe Wang, Hongyang Zhao et al.
1 links
IEEE Embedded Systems Letters
Advanced Data Storage Technologies
article

A High-Speed ASIC Design of Reed-Solomon Erasure Code (RS-EC) Decoders for Fast Data Recovery in Storage

Weize Yu, Nengyuan Sun, Jinghe Wang, Hongyang Zhao, Ming Jin, Linhan Wang, Selçuk Köse, Wenrui Liu, Heng Sha, Jiaqi Wang, Jiawei Zhang, Jianghong Li, Kai Shi, Kai Song, Zhiyuan Pan, Ke Li, Zhaoyi Niu, Jiafeng Cheng
article en

Abstract

In this letter, a high-speed Reed–Solomon erasure code (RS-EC) decoder circuit is proposed for accelerating the data reconstruction in storage. By utilizing a check matrix instead of a regular Cauchy matrix for encoding the original data, the size of the matrix for decoding the damaged data can be reduced significantly. Moreover, in order to accelerate the matrix inversion related to the RS-EC decoder, the large matrix is partitioned into several small matrices and these small matrices execute the inversion operations individually. Subsequently, an equation method instead of the Gaussian elimination method is proposed for further speeding up the inversions of the small matrices. Eventually, a novel algorithm is proposed for reducing the overall data stream of the RS-EC decoder. The results show that the proposed RS (14, 10) decoder is able to achieve a 6,800 MBps throughput, under the synthesis of TSMC 130 nm process design kits (PDK). The corresponding data stream of the decoder is reduced to 55% if only one data block is required to reconstruct.

IEEE Embedded Systems LettersVol. 18(1)
Shandong University (CN), University of Rochester (US)
Natural Science Foundation of Shandong Province
Affordable and clean energy
Openalex Percentile: Top 91%
Advanced Data Storage Technologies
DOISourceOpenAlex
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.