HfO2/SiO2 spacer oxide width optimization for enhanced terahertz performance and short-channel integrity in sub-nm silicon based junctionless dual metal gate-all-around FET architectures: A TCAD approach

This research evaluates the suitability of silicon-based Gate-All-Around Metal Oxide Semiconductor Field Effect Transistor (GAA MOSFET) architectures with HfO 2 /SiO 2 oxide stack spacers for high-frequency applications. Comprehensive analyses of all essential parameters, including transconductance (g m ), unity gain cut-off frequency (f T ), drain conductance (g d ), intrinsic gain (g m /g d ), transconductance efficiency (g m /I D ), Ion to Ioff ratio (I on /I off ), gate capacitance (C gg ), and transfer characteristics, were conducted through rigorous TCAD simulations. To ensure the structure's scalability and demonstrate short-channel immunity, Drain Induced Barrier Lowering (DIBL) analysis was performed. Additionally, subthreshold swing (SS) analysis was conducted to prove the power efficiency of the device. The analyses conducted are crucial for evaluating the characteristics of devices when scaled to the nanoscale dimensions. A spacer oxide, composed of a stack of conventional material silicon dioxide (SiO 2 ) and the high-k material hafnium oxide (HfO 2 ), was incorporated to enhance device performance by improving gate control. It was established that increasing the length of the spacer oxide enhances the effectiveness of the devices in high-frequency ranges. The assessed structures are employed with the Junctionless MOSFET architectures to demonstrate the feasibility of simpler fabrication and improved performance. The results show that the best width for the spacer oxide has a big impact on how well sub-100 nm GAA MOSFETs work at high frequencies, resist short-channel effects, and can be made smaller, making them a good choice for current and future high-frequency electronic devices. These findings provide valuable insights into the development and design of GAA MOSFETs for delivering improved high-speed and low-power devices.

Authors

Institutions

Publication Details

Journal
Nano Trends
Published
2025-04-25
DOI
https://doi.org/10.1016/j.nwnano.2025.100114
Primary Topic
Semiconductor materials and devices
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

HfO2/SiO2 spacer oxide width optimization for enhanced terahertz performance and short-channel integrity in sub-nm silicon based junctionless dual metal gate-all-around FET architectures: A TCAD approach

Shekhar Yadav, Pooja Srivastava, Chandra Mohan Singh Negi
Nano Trends
Semiconductor materials and devices
article

HfO2/SiO2 spacer oxide width optimization for enhanced terahertz performance and short-channel integrity in sub-nm silicon based junctionless dual metal gate-all-around FET architectures: A TCAD approach

Shekhar Yadav, Pooja Srivastava, Chandra Mohan Singh Negi
article en

Abstract

This research evaluates the suitability of silicon-based Gate-All-Around Metal Oxide Semiconductor Field Effect Transistor (GAA MOSFET) architectures with HfO 2 /SiO 2 oxide stack spacers for high-frequency applications. Comprehensive analyses of all essential parameters, including transconductance (g m ), unity gain cut-off frequency (f T ), drain conductance (g d ), intrinsic gain (g m /g d ), transconductance efficiency (g m /I D ), Ion to Ioff ratio (I on /I off ), gate capacitance (C gg ), and transfer characteristics, were conducted through rigorous TCAD simulations. To ensure the structure's scalability and demonstrate short-channel immunity, Drain Induced Barrier Lowering (DIBL) analysis was performed. Additionally, subthreshold swing (SS) analysis was conducted to prove the power efficiency of the device. The analyses conducted are crucial for evaluating the characteristics of devices when scaled to the nanoscale dimensions. A spacer oxide, composed of a stack of conventional material silicon dioxide (SiO 2 ) and the high-k material hafnium oxide (HfO 2 ), was incorporated to enhance device performance by improving gate control. It was established that increasing the length of the spacer oxide enhances the effectiveness of the devices in high-frequency ranges. The assessed structures are employed with the Junctionless MOSFET architectures to demonstrate the feasibility of simpler fabrication and improved performance. The results show that the best width for the spacer oxide has a big impact on how well sub-100 nm GAA MOSFETs work at high frequencies, resist short-channel effects, and can be made smaller, making them a good choice for current and future high-frequency electronic devices. These findings provide valuable insights into the development and design of GAA MOSFETs for delivering improved high-speed and low-power devices.

Nano TrendsVol. 10
Banasthali University (IN)
Affordable and clean energy
Openalex Percentile: Top 93%
Semiconductor materials and devices
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.