Full-chip voltage contrast inference using deep learning You Only Look Once: Voltage Contrast (YOLO-VC)

The electron beam inspection methodology for voltage contrast (VC) defects has been widely adopted in the early stages of sub-10nm logic and memory technology development, as well as in new product introductions. However, due to throughput limitations, full-chip inspection at the 300mm wafer scale remains impractical for yield ramp and production applications. To address this challenge, we propose a deep-learning approach for full-chip voltage contrast inference. By modifying and enhancing the You Only Look Once (YOLOv7) model into YOLO-Voltage Contrast (YOLO-VC)—where YOLOv7 is the most efficient object detection neural network—the voltage contrast of metal patterns across the entire chip can be accurately predicted. By mapping the voltage contrast response at the full-chip level, the inspection recipe can be optimized to focus on critical care areas where defects are most likely to occur. We present the methodology, including process flow, image-to-image registration, gray-level classification, model training and validation, and a performance benchmark comparing YOLOv7 and YOLO-VC. Finally, we propose leveraging the full-chip VC density map for area of interest (AOI) selection to optimize throughput and enhance the capture rate of VC defects.

Authors

Institutions

Publication Details

Published
2025-04-24
DOI
https://doi.org/10.1117/12.3051763
Primary Topic
Integrated Circuits and Semiconductor Failure Analysis
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Full-chip voltage contrast inference using deep learning You Only Look Once: Voltage Contrast (YOLO-VC)

C.Y. Lin, K.Y.-Y. Doong, Sheng‐Che Lin
Integrated Circuits and Semiconductor Failure Analysis
article

Full-chip voltage contrast inference using deep learning You Only Look Once: Voltage Contrast (YOLO-VC)

C.Y. Lin, K.Y.-Y. Doong, Sheng‐Che Lin
article en

Abstract

The electron beam inspection methodology for voltage contrast (VC) defects has been widely adopted in the early stages of sub-10nm logic and memory technology development, as well as in new product introductions. However, due to throughput limitations, full-chip inspection at the 300mm wafer scale remains impractical for yield ramp and production applications. To address this challenge, we propose a deep-learning approach for full-chip voltage contrast inference. By modifying and enhancing the You Only Look Once (YOLOv7) model into YOLO-Voltage Contrast (YOLO-VC)—where YOLOv7 is the most efficient object detection neural network—the voltage contrast of metal patterns across the entire chip can be accurately predicted. By mapping the voltage contrast response at the full-chip level, the inspection recipe can be optimized to focus on critical care areas where defects are most likely to occur. We present the methodology, including process flow, image-to-image registration, gray-level classification, model training and validation, and a performance benchmark comparing YOLOv7 and YOLO-VC. Finally, we propose leveraging the full-chip VC density map for area of interest (AOI) selection to optimize throughput and enhance the capture rate of VC defects.

PDF Solutions (United States) (US)
Openalex Percentile: Top 93%
Integrated Circuits and Semiconductor Failure Analysis
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.