Revolutionizing functional verification: The impact of AI and machine learning in chip design

This article presents a comprehensive overview of how artificial intelligence and machine learning technologies are revolutionizing functional verification in modern chip design. As semiconductor complexity escalates with advanced process nodes enabling billions of transistors on a single die, traditional verification methods face insurmountable challenges in ensuring design correctness. The verification bottleneck has become the dominant constraint in chip development cycles, consuming the majority of resources and frequently allowing critical bugs to escape to silicon. The integration of AI/ML techniques offers transformative solutions across multiple verification domains, including intelligent test generation, coverage analysis optimization, and bug prediction. These technologies enable more efficient resource allocation, targeted verification of high-risk design areas, and significantly accelerated coverage closure. The article examines implementation strategies for AI-driven verification systems and presents concrete case studies demonstrating measurable improvements in verification efficiency, quality, and time-to-market

Authors

Publication Details

Journal
World Journal of Advanced Research and Reviews
Published
2025-04-22
DOI
https://doi.org/10.30574/wjarr.2025.26.1.1318
Primary Topic
VLSI and FPGA Design Techniques
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Revolutionizing functional verification: The impact of AI and machine learning in chip design

Praveen Kumar Manchikoni Surendra
World Journal of Advanced Research and Reviews
VLSI and FPGA Design Techniques
article

Revolutionizing functional verification: The impact of AI and machine learning in chip design

Praveen Kumar Manchikoni Surendra
article en

Abstract

This article presents a comprehensive overview of how artificial intelligence and machine learning technologies are revolutionizing functional verification in modern chip design. As semiconductor complexity escalates with advanced process nodes enabling billions of transistors on a single die, traditional verification methods face insurmountable challenges in ensuring design correctness. The verification bottleneck has become the dominant constraint in chip development cycles, consuming the majority of resources and frequently allowing critical bugs to escape to silicon. The integration of AI/ML techniques offers transformative solutions across multiple verification domains, including intelligent test generation, coverage analysis optimization, and bug prediction. These technologies enable more efficient resource allocation, targeted verification of high-risk design areas, and significantly accelerated coverage closure. The article examines implementation strategies for AI-driven verification systems and presents concrete case studies demonstrating measurable improvements in verification efficiency, quality, and time-to-market

World Journal of Advanced Research and ReviewsVol. 26(1)
Openalex Percentile: Top 93%
VLSI and FPGA Design Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Revolutionizing functional verification: The impact of AI and machine learning in chip design — Praveen Kumar Manchikoni Surendra · World Journal of Advanced Research and Reviews (2025) | TGRS Research Map | TGRS