Pattern-shaping technology enables improvements of logic layouts patterning beyond 15nm tip-to-tip

The Pattern-Shaping Technology capability brings improvement in terms of LWR/LER, LCDU and mitigates stochastic bridge defects through controlled elongation and shape manipulation of EUV pattern features. In this paper, two EUV patterning use cases are investigated to enable T2T CD down to 15nm: (1) a MoL Trench Contact layer at pitch ranging from 40 to 48nm using Chemically Amplified Resist (CAR) with dark field mask, (2) a BEOL Metal layer at pitch 28nm using Metal Oxide Resist (MOR) with bright field mask. The performance of the Pattern-Shaping technology is being evaluated on different metal layer designs. The evaluation was performed in three aspects. (1) achieving a >15nm T2T size shrink. (2) improving the line-width-roughness (LWR) of lines. (3) mitigating the post-litho patterning defectivity.

Authors

Institutions

Publication Details

Published
2025-04-22
DOI
https://doi.org/10.1117/12.3051391
Citations
2
Primary Topic
3D IC and TSV technologies
Type
article
Field-Weighted Citation Impact
1.46
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Pattern-shaping technology enables improvements of logic layouts patterning beyond 15nm tip-to-tip

Philippe Leray, Kevin Anglin, Guillaume Schelcher, Víctor M. Blanco Carballo et al.
2 citations
3D IC and TSV technologies
1.46
article

Pattern-shaping technology enables improvements of logic layouts patterning beyond 15nm tip-to-tip

Philippe Leray, Kevin Anglin, Guillaume Schelcher, Víctor M. Blanco Carballo, Huixiong Dai, S. Sherman, Wei Gao, Yung‐Chen Lin, C.C.-H. Hsu, Mike Davidson
article en
2 citations

Abstract

The Pattern-Shaping Technology capability brings improvement in terms of LWR/LER, LCDU and mitigates stochastic bridge defects through controlled elongation and shape manipulation of EUV pattern features. In this paper, two EUV patterning use cases are investigated to enable T2T CD down to 15nm: (1) a MoL Trench Contact layer at pitch ranging from 40 to 48nm using Chemically Amplified Resist (CAR) with dark field mask, (2) a BEOL Metal layer at pitch 28nm using Metal Oxide Resist (MOR) with bright field mask. The performance of the Pattern-Shaping technology is being evaluated on different metal layer designs. The evaluation was performed in three aspects. (1) achieving a >15nm T2T size shrink. (2) improving the line-width-roughness (LWR) of lines. (3) mitigating the post-litho patterning defectivity.

Applied Materials (United States) (US), IMEC (BE), ASML (Netherlands) (NL)
Openalex Percentile: Top 18%
3D IC and TSV technologies
1.46
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Pattern-shaping technology enables improvements of logic layouts patterning beyond 15nm tip-to-tip — Philippe Leray, Kevin Anglin, et al. · (2025) | TGRS Research Map | TGRS