Improved ANPC Three-Level Inverter with Voltage Boosting Ability

To address the high DC-link voltage requirements of conventional neutral point clamped topologies, this article introduces a novel single-stage ANPC-type dynamic boost 3L inverter topology. In addition, the proposed topology has low voltage stress on the components and features simple regulation of output voltage without compromising the benefits of neutral-point-clamped topologies. A comparative study demonstrates the proposed topology's superiority over conventional three-level inverters with integrated DC-DC converters. Furthermore, a 650 W prototype hardware setup is used to verify the proposed topology, and the results are discussed. During the experimental test, the maximum efficiency of ≈97% is recorded.

Authors

Institutions

Publication Details

Published
2024-12-18
DOI
https://doi.org/10.1109/pedes61459.2024.10961157
Primary Topic
Multilevel Inverters and Converters
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Improved ANPC Three-Level Inverter with Voltage Boosting Ability

Jagabar Sathik Mohamed Ali, Mudadla Dhananjaya, Saad Mekhilef, Mamdouh L. Alghaythi et al.
Multilevel Inverters and Converters
article

Improved ANPC Three-Level Inverter with Voltage Boosting Ability

Jagabar Sathik Mohamed Ali, Mudadla Dhananjaya, Saad Mekhilef, Mamdouh L. Alghaythi, Meshari S. Alshammari, Vigna K Ramchandramurthy
article en

Abstract

To address the high DC-link voltage requirements of conventional neutral point clamped topologies, this article introduces a novel single-stage ANPC-type dynamic boost 3L inverter topology. In addition, the proposed topology has low voltage stress on the components and features simple regulation of output voltage without compromising the benefits of neutral-point-clamped topologies. A comparative study demonstrates the proposed topology's superiority over conventional three-level inverters with integrated DC-DC converters. Furthermore, a 650 W prototype hardware setup is used to verify the proposed topology, and the results are discussed. During the experimental test, the maximum efficiency of ≈97% is recorded.

SRM Institute of Science and Technology (IN), Jouf University (SA), ARC Centre of Excellence in Future Low-Energy Electronics Technologies (AU), Indian Institute of Management Visakhapatnam (IN), Universiti Tenaga Nasional (MY)
Affordable and clean energy
Openalex Percentile: Top 73%
Multilevel Inverters and Converters
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.