How to Keep Pushing ML Accelerator Performance? Know Your Rooflines!

The rapidly growing importance of machine learning (ML) applications, coupled with their ever-increasing model size and inference energy footprint, has created a strong need for specialized ML hardware architectures. Numerous ML accelerators have been explored and implemented, primarily to increase task-level throughput per unit area and reduce task-level energy consumption. This article surveys key trends toward these objectives for more efficient ML accelerators and provides a unifying framework to understand how compute and memory technologies/architectures interact to enhance system-level efficiency and performance. To achieve this, this article introduces an enhanced version of the roofline model and applies it to ML accelerators as an effective tool for understanding where various execution regimes fall within roofline bounds and how to maximize performance and efficiency under the roofline. Key concepts are illustrated with examples from state-of-the-art (SOTA) designs, with a view toward open research opportunities to further advance accelerator performance.

Authors

Institutions

Publication Details

Journal
IEEE Journal of Solid-State Circuits
Published
2025-04-21
DOI
https://doi.org/10.1109/jssc.2025.3553765
Citations
6
Primary Topic
Particle Detector Development and Performance
Type
article
Field-Weighted Citation Impact
11.22

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

How to Keep Pushing ML Accelerator Performance? Know Your Rooflines!

Marian Verhelst, Luca Benini, Naveen Verma
6 citations
IEEE Journal of Solid-State Circuits
Particle Detector Development and Performance
11.22
article

How to Keep Pushing ML Accelerator Performance? Know Your Rooflines!

Marian Verhelst, Luca Benini, Naveen Verma
article en
6 citations

Abstract

The rapidly growing importance of machine learning (ML) applications, coupled with their ever-increasing model size and inference energy footprint, has created a strong need for specialized ML hardware architectures. Numerous ML accelerators have been explored and implemented, primarily to increase task-level throughput per unit area and reduce task-level energy consumption. This article surveys key trends toward these objectives for more efficient ML accelerators and provides a unifying framework to understand how compute and memory technologies/architectures interact to enhance system-level efficiency and performance. To achieve this, this article introduces an enhanced version of the roofline model and applies it to ML accelerators as an effective tool for understanding where various execution regimes fall within roofline bounds and how to maximize performance and efficiency under the roofline. Key concepts are illustrated with examples from state-of-the-art (SOTA) designs, with a view toward open research opportunities to further advance accelerator performance.

IEEE Journal of Solid-State CircuitsVol. 60(6)
Princeton University (US), ETH Zurich (CH), KU Leuven (BE)
Princeton University, Vlaamse regering, Defense Advanced Research Projects Agency
Openalex Percentile: Top 2%
Particle Detector Development and Performance
11.22
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.