Distributed Processing Network Design Scheme for Virtual Application Processing Platform

Delay-sensitive applications have been provided through a low-delay network utilizing multiple edge clouds. For applications that involve sharing status among multiple users, it is crucial to prevent longer communication delays for users who are farther from the application server compared to those who are closer. To address this issue, this paper proposes a distributed processing network design scheme for virtual processing platforms using low-delay networks and widely distributed servers. The proposed scheme introduces Tapl as a given parameter for correcting events in occurrence order. Events within Tapl delay are sorted in occurrence order. The proposed scheme can change its operation mode from a conservative synchronization to an optimistic synchronization depending on the setting of Tapl. The proposed scheme is formulated as a mixed-integer linear programming problem to determine users’ and servers’ distributed processing network configuration. We evaluate the proposed scheme on two different network topologies. Numerical results indicate that, depending on the setting of Tapl, the proposed scheme can reduce the maximum amount of memory used for rollback processes in optimistic synchronization-based applications or realize a conservative synchronization algorithm. The computation time under the condition of 1000 users is within a maximum of nine sec, an acceptable amount of time for preparation before starting a planned service. These results indicate that the proposed scheme realizes event order correction with excellent delay characteristics and applies to virtual processing platforms.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Network and Service Management
Published
2025-04-18
DOI
https://doi.org/10.1109/tnsm.2025.3562208
Citations
2
Primary Topic
Industrial Technology and Control Systems
Type
article
Field-Weighted Citation Impact
2.43

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Distributed Processing Network Design Scheme for Virtual Application Processing Platform

Akio Kawabata, Eiji Oki, Bijoy Chand Chatterjee, Sanetora Hiragi
2 citations
IEEE Transactions on Network and Service Management
Industrial Technology and Control Systems
2.43
article

Distributed Processing Network Design Scheme for Virtual Application Processing Platform

Akio Kawabata, Eiji Oki, Bijoy Chand Chatterjee, Sanetora Hiragi
article en
2 citations

Abstract

Delay-sensitive applications have been provided through a low-delay network utilizing multiple edge clouds. For applications that involve sharing status among multiple users, it is crucial to prevent longer communication delays for users who are farther from the application server compared to those who are closer. To address this issue, this paper proposes a distributed processing network design scheme for virtual processing platforms using low-delay networks and widely distributed servers. The proposed scheme introduces Tapl as a given parameter for correcting events in occurrence order. Events within Tapl delay are sorted in occurrence order. The proposed scheme can change its operation mode from a conservative synchronization to an optimistic synchronization depending on the setting of Tapl. The proposed scheme is formulated as a mixed-integer linear programming problem to determine users’ and servers’ distributed processing network configuration. We evaluate the proposed scheme on two different network topologies. Numerical results indicate that, depending on the setting of Tapl, the proposed scheme can reduce the maximum amount of memory used for rollback processes in optimistic synchronization-based applications or realize a conservative synchronization algorithm. The computation time under the condition of 1000 users is within a maximum of nine sec, an acceptable amount of time for preparation before starting a planned service. These results indicate that the proposed scheme realizes event order correction with excellent delay characteristics and applies to virtual processing platforms.

IEEE Transactions on Network and Service ManagementVol. 22(4)
Toyohashi University of Technology (JP), Kyoto University (JP), Kyoto College of Graduate Studies for Informatics (JP), South Asian University (IN)
National Institute of Informatics, Japan Society for the Promotion of Science
Industry, innovation and infrastructure
Openalex Percentile: Top 12%
Industrial Technology and Control Systems
2.43
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.