A Fully-Integrated Many-Electrodes Pulsed-Voltage Control Architecture for Arbitrary-Waveform Neural Stimulation With High Energy Efficiency

Deeply implantable neural stimulation calls for architectural solutions that are small, efficient and flexible, and that can stimulate many electrodes. To this end, this paper proposes the use of a pulsed (chopped) voltage stimulator, implemented using a low-complexity switch network with fully adaptive real-time control. The fully-integrated control architecture guarantees current waveform reconstruction and charge balancing by continuously monitoring the charge delivered to the electrode, thus offering robustness towards power-supply voltage and electrode impedance variations. The architecture has a high energy efficiency across the entire output operating range. The output waveform is generated in charge samples (slices) of controlled amount; by controlling these slices properly, the desired arbitrary stimulation waveform is constructed. A voltage monitoring circuit is used to apply active charge balancing; the duration of the balancing phase is adjusted by varying the number of charge samples. The feasibility of the architecture is demonstrated with a chip prototype manufactured in a <roman xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">180 nm</roman>, <roman xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">1.8 V/5 V</roman> CMOS process, and has an area of only <roman xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">0.027 mm</roman><sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><roman>2</roman></sup> per non-multiplexed stimulator channel. Across the entire output operating range, the experimental validation of the prototype demonstrates a source energy efficiency that is up to 35 % better than previously published implementations. The results show that this architecture is a viable solution for next-generation systems for neuromodulation and closed-loop neural monitoring.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Circuits and Systems I Regular Papers
Published
2025-04-08
DOI
https://doi.org/10.1109/tcsi.2025.3555895
Citations
2
Primary Topic
Neuroscience and Neural Engineering
Type
article
Field-Weighted Citation Impact
1.82

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Fully-Integrated Many-Electrodes Pulsed-Voltage Control Architecture for Arbitrary-Waveform Neural Stimulation With High Energy Efficiency

Georges Gielen, Marco Francesco Carlino, Sergio Massaioli
2 citations
IEEE Transactions on Circuits and Systems I Regular Papers
Neuroscience and Neural Engineering
1.82
article

A Fully-Integrated Many-Electrodes Pulsed-Voltage Control Architecture for Arbitrary-Waveform Neural Stimulation With High Energy Efficiency

Georges Gielen, Marco Francesco Carlino, Sergio Massaioli
article en
2 citations

Abstract

Deeply implantable neural stimulation calls for architectural solutions that are small, efficient and flexible, and that can stimulate many electrodes. To this end, this paper proposes the use of a pulsed (chopped) voltage stimulator, implemented using a low-complexity switch network with fully adaptive real-time control. The fully-integrated control architecture guarantees current waveform reconstruction and charge balancing by continuously monitoring the charge delivered to the electrode, thus offering robustness towards power-supply voltage and electrode impedance variations. The architecture has a high energy efficiency across the entire output operating range. The output waveform is generated in charge samples (slices) of controlled amount; by controlling these slices properly, the desired arbitrary stimulation waveform is constructed. A voltage monitoring circuit is used to apply active charge balancing; the duration of the balancing phase is adjusted by varying the number of charge samples. The feasibility of the architecture is demonstrated with a chip prototype manufactured in a <roman xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">180 nm</roman>, <roman xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">1.8 V/5 V</roman> CMOS process, and has an area of only <roman xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">0.027 mm</roman><sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><roman>2</roman></sup> per non-multiplexed stimulator channel. Across the entire output operating range, the experimental validation of the prototype demonstrates a source energy efficiency that is up to 35 % better than previously published implementations. The results show that this architecture is a viable solution for next-generation systems for neuromodulation and closed-loop neural monitoring.

IEEE Transactions on Circuits and Systems I Regular PapersVol. 72(10)
KU Leuven (BE)
Fonds Wetenschappelijk Onderzoek
Affordable and clean energy
Openalex Percentile: Top 17%
Neuroscience and Neural Engineering
1.82
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.