An Extendable 17-Level Inverter With Suppressed Inrush Current and Reduced Component Count

This paper proposes a switched-capacitor-based 17-level inverter to reduce the number of components, limit inrush current, and minimize the components' total standing voltage (TSV). The proposed structures circuit combines switched-capacitor (SC) units, including a series-parallel (SPSC) unit, a double unit, a flying capacitor (FC), and two inverted half-bridges (HBs) for generating positive and negative polarities. The proposed structure, with a low number of devices, reduced components with maximum blocking voltage to only two switches (NMBV=2), inrush current limitation, four-times boosting capability, and no need for unidirectional current switches, is a suitable choice in the field of multi-level inverters based on a switched capacitor. The proposed structure comprises ten switches, three diodes, and four capacitors. The capacitors in the structure are capable of automatic voltage balancing using the proposed switching method based on level-shift pulse width modulation. The flying capacitor in the proposed structure can automatically balance at half the voltage of the DC link (0.5E). The proposed structure requires only five switching signals and simple control of the intrinsic voltage balance of the capacitors, which reduces the size of the power switch driver and decreases the system cost. The proposed structure is compared with other 17-level SC-based structures, demonstrating its advantages. The performance of The proposed structure, the pulse width modulation method, capacitor voltage balancing, charging current stress, and losses have been thoroughly analyzed. The simulation results are thoroughly presented, showcasing the circuit's performance metrics under various conditions. Additionally, experimental results are included to validate these findings, demonstrating that the circuit operates as intended.

Authors

Institutions

Publication Details

Journal
IEEE Access
Published
2025-01-01
DOI
https://doi.org/10.1109/access.2025.3559000
Citations
2
Primary Topic
Multilevel Inverters and Converters
Type
article
Field-Weighted Citation Impact
1.46
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

An Extendable 17-Level Inverter With Suppressed Inrush Current and Reduced Component Count

Ali Seifi, Shahab Sajedi, Majid Hosseinpour, Hossein Mansourizadeh
2 citations
IEEE Access
Multilevel Inverters and Converters
1.46
article

An Extendable 17-Level Inverter With Suppressed Inrush Current and Reduced Component Count

Ali Seifi, Shahab Sajedi, Majid Hosseinpour, Hossein Mansourizadeh
article en
2 citations

Abstract

This paper proposes a switched-capacitor-based 17-level inverter to reduce the number of components, limit inrush current, and minimize the components' total standing voltage (TSV). The proposed structures circuit combines switched-capacitor (SC) units, including a series-parallel (SPSC) unit, a double unit, a flying capacitor (FC), and two inverted half-bridges (HBs) for generating positive and negative polarities. The proposed structure, with a low number of devices, reduced components with maximum blocking voltage to only two switches (NMBV=2), inrush current limitation, four-times boosting capability, and no need for unidirectional current switches, is a suitable choice in the field of multi-level inverters based on a switched capacitor. The proposed structure comprises ten switches, three diodes, and four capacitors. The capacitors in the structure are capable of automatic voltage balancing using the proposed switching method based on level-shift pulse width modulation. The flying capacitor in the proposed structure can automatically balance at half the voltage of the DC link (0.5E). The proposed structure requires only five switching signals and simple control of the intrinsic voltage balance of the capacitors, which reduces the size of the power switch driver and decreases the system cost. The proposed structure is compared with other 17-level SC-based structures, demonstrating its advantages. The performance of The proposed structure, the pulse width modulation method, capacitor voltage balancing, charging current stress, and losses have been thoroughly analyzed. The simulation results are thoroughly presented, showcasing the circuit's performance metrics under various conditions. Additionally, experimental results are included to validate these findings, demonstrating that the circuit operates as intended.

IEEE AccessVol. 13
University College Dublin (IE), University of Mohaghegh Ardabili (IR)
Affordable and clean energy
Openalex Percentile: Top 18%
Multilevel Inverters and Converters
1.46
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.