Accelerating Flash Memory Efficiency using Phase Lock Loop driven Programmable Logic Array

Flash storage technology, omnipresent in modern electronics and computer systems, relies on page-based data storage.However, reading these pages at distinct clock times during various cycles presents latency issues that hamper flash storage device performance.The conventional use of asynchronous clock pulses for page reading results in the Clock Domain Crossing (CDC) challenges in design verification, complicating the setup and holding time violation for statistical timing analysis in physical design and leads to power consumption and complexity in fabrication.This research aims for generating clock pulse using PLL included PLA synchronous clock for Flash memory and Multi pair technique for reading pages of the flash memory to reduce latency in reading and writing the flash memory and increasing optimization with improve in power performance and wear leveling of the flash memory.