Scalable Integrated Sensing and Computing Memory Devices for Logic Circuit Realization: V<sub>2</sub>O<sub>5</sub>/WO<sub>3</sub> Heterostructures

This paper presents integrated sensing and computing memory (ISCM) devices based on V2O5/WO3 heterostructures using wafer-scalable semiconductor microfabrication processes. The impact of the V2O5/WO3 heterostructure-based ISCM devices was tested and compared with the V2O5- and WO3-based ISCM structures. The heterostructured devices have broadband sensing capability with improved performance metrics as compared to the single-material-based ISCM devices. The heterostructured device has shown responsivity (1.5 A/W) and detectivity (1.2 × 1011 Jones) at 950 nm. All fabricated devices were stimulated using AC and DC stimuli under various illumination conditions. The heterostructured ISCM device offers a high current switching ratio (30.6), and this value is 2 times and 17 times higher than WO3 and V2O5, respectively. In addition, all devices have ultrafast resistive switching capability and long-term stability of >102 cycles. The heterostructured device has shown the set and reset times of 88.6/35.7 μs, respectively, at 950 nm. In addition, the AND gate logic circuit is realized using electrical and optical stimuli. These test results have proven that the fabricated devices can be deployed as sensing/storage devices for future broadband sensing and memory technology.

Authors

Publication Details

Journal
ACS Applied Electronic Materials
Published
2025-04-01
DOI
https://doi.org/10.1021/acsaelm.4c02044
Citations
3
Primary Topic
Transition Metal Oxide Nanomaterials
Type
article
Field-Weighted Citation Impact
1.82
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Scalable Integrated Sensing and Computing Memory Devices for Logic Circuit Realization: V2O5/WO3 Heterostructures

Priyanka Dwivedi, B Sharmila
3 citations
ACS Applied Electronic Materials
Transition Metal Oxide Nanomaterials
1.82
article

Scalable Integrated Sensing and Computing Memory Devices for Logic Circuit Realization: V2O5/WO3 Heterostructures

Priyanka Dwivedi, B Sharmila
article en
3 citations

Abstract

This paper presents integrated sensing and computing memory (ISCM) devices based on V2O5/WO3 heterostructures using wafer-scalable semiconductor microfabrication processes. The impact of the V2O5/WO3 heterostructure-based ISCM devices was tested and compared with the V2O5- and WO3-based ISCM structures. The heterostructured devices have broadband sensing capability with improved performance metrics as compared to the single-material-based ISCM devices. The heterostructured device has shown responsivity (1.5 A/W) and detectivity (1.2 × 1011 Jones) at 950 nm. All fabricated devices were stimulated using AC and DC stimuli under various illumination conditions. The heterostructured ISCM device offers a high current switching ratio (30.6), and this value is 2 times and 17 times higher than WO3 and V2O5, respectively. In addition, all devices have ultrafast resistive switching capability and long-term stability of >102 cycles. The heterostructured device has shown the set and reset times of 88.6/35.7 μs, respectively, at 950 nm. In addition, the AND gate logic circuit is realized using electrical and optical stimuli. These test results have proven that the fabricated devices can be deployed as sensing/storage devices for future broadband sensing and memory technology.

ACS Applied Electronic MaterialsVol. 7(8)
Openalex Percentile: Top 17%
Transition Metal Oxide Nanomaterials
1.82
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Scalable Integrated Sensing and Computing Memory Devices for Logic Circuit Realization: V<sub>2</sub>O<sub>5</sub>/WO<sub>3</sub> Heterostructures — Priyanka Dwivedi, B Sharmila · ACS Applied Electronic Materials (2025) | TGRS Research Map | TGRS