Comparative Analysis of Hardware Resource Utilization for MPPT Techniques: P&O, Incremental Conductance, and ANN Using Processor-in-the-Loop Testing on STM32F407

This paper presents a comparative analysis of hardware resource utilization for three Maximum Power Point Tracking (MPPT) techniques: Perturb and Observe (P&O), Incremental Conductance (IC), and Artificial Neural Network (ANN). The evaluation uses Processor-in-the-Loop (PIL) testing on the STM32F407 microcontroller. The study aims to provide insights into the efficiency and practicality of each MPPT method when implemented on an embedded system. Key performance metrics, including volatile memory consumption and task execution time, are measured and compared. The results which indicate significant differences in resource utilization between the classical P&O and IC algorithms and the ANN algorithm, highlight the trade-offs between computational complexity and tracking accuracy. These findings have practical implications for engineers and researchers in the field, as they quantify the impact of using intelligent techniques on hardware requirements in real world implementations, thereby engaging the reader with the potential applications of the research.

Authors

Institutions

Publication Details

Published
2024-11-03
DOI
https://doi.org/10.1109/icsc63929.2024.10928921
Citations
2
Primary Topic
Silicon and Solar Cell Technologies
Type
article
Field-Weighted Citation Impact
0.42
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Comparative Analysis of Hardware Resource Utilization for MPPT Techniques: P&O, Incremental Conductance, and ANN Using Processor-in-the-Loop Testing on STM32F407

Houria Boumaaraf, Abdelaziz Talha, W. Rimouche
2 citations
Silicon and Solar Cell Technologies
0.42
article

Comparative Analysis of Hardware Resource Utilization for MPPT Techniques: P&O, Incremental Conductance, and ANN Using Processor-in-the-Loop Testing on STM32F407

Houria Boumaaraf, Abdelaziz Talha, W. Rimouche
article en
2 citations

Abstract

This paper presents a comparative analysis of hardware resource utilization for three Maximum Power Point Tracking (MPPT) techniques: Perturb and Observe (P&O), Incremental Conductance (IC), and Artificial Neural Network (ANN). The evaluation uses Processor-in-the-Loop (PIL) testing on the STM32F407 microcontroller. The study aims to provide insights into the efficiency and practicality of each MPPT method when implemented on an embedded system. Key performance metrics, including volatile memory consumption and task execution time, are measured and compared. The results which indicate significant differences in resource utilization between the classical P&O and IC algorithms and the ANN algorithm, highlight the trade-offs between computational complexity and tracking accuracy. These findings have practical implications for engineers and researchers in the field, as they quantify the impact of using intelligent techniques on hardware requirements in real world implementations, thereby engaging the reader with the potential applications of the research.

University of Sciences and Technology Houari Boumediene (DZ)
Decent work and economic growth
Openalex Percentile: Top 35%
Silicon and Solar Cell Technologies
0.42
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Comparative Analysis of Hardware Resource Utilization for MPPT Techniques: P&O, Incremental Conductance, and ANN Using Processor-in-the-Loop Testing on STM32F407 — Houria Boumaaraf, Abdelaziz Talha, et al. · (2024) | TGRS Research Map | TGRS