Design of highly adaptive data storage system based on optimization algorithm

Aiming at the problems of short service life and high cost of memory, a large-capacity data storage system is designed by using China Gigadevice Semiconductor microcontroller GD32 to reduce the cost and adopt equalization loss algorithm to extend the memory life. The system takes GD32 as the control core, two pieces of NAND Flash as the storage medium, connects through the EXMC interface of GD32, uses two RS422 channels for data communication with the upper computer, the upper computer to control the state of the memory. The wear degree of NAND Flash block is controlled by the equalization loss algorithm. After testing, the storage capacity of the system reaches 32GByte, the write speed reaches 1MByte/s, the service life of NAND Flash is improved, the performance is stable, and can meet the needs of the market for large-capacity data storage.

Authors

Institutions

Publication Details

Published
2025-03-20
DOI
https://doi.org/10.1117/12.3059267
Primary Topic
Embedded Systems and FPGA Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Design of highly adaptive data storage system based on optimization algorithm

Hongcai Chen, Bing Xie, Weiping Zhang, Yujing Wang et al.
1 links
Embedded Systems and FPGA Design
article

Design of highly adaptive data storage system based on optimization algorithm

Hongcai Chen, Bing Xie, Weiping Zhang, Yujing Wang, Huizhong Liu
article en

Abstract

Aiming at the problems of short service life and high cost of memory, a large-capacity data storage system is designed by using China Gigadevice Semiconductor microcontroller GD32 to reduce the cost and adopt equalization loss algorithm to extend the memory life. The system takes GD32 as the control core, two pieces of NAND Flash as the storage medium, connects through the EXMC interface of GD32, uses two RS422 channels for data communication with the upper computer, the upper computer to control the state of the memory. The wear degree of NAND Flash block is controlled by the equalization loss algorithm. After testing, the storage capacity of the system reaches 32GByte, the write speed reaches 1MByte/s, the service life of NAND Flash is improved, the performance is stable, and can meet the needs of the market for large-capacity data storage.

Hebei Academy of Sciences (CN), Hebei Mental Health Center (CN)
Affordable and clean energy
Openalex Percentile: Top 95%
Embedded Systems and FPGA Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.