A Modular Reconfigurable ADC for Multiplexed Industrial Sensor Fusion Applications using the Coarse-Fine Methodology

This paper presents a reconfigurable ADC that converts more than one analog signal into digital output bits with reconfigurable resolution. The proposed reconfigurable ADC uses successive approximation register technique (SAR) that provides low power consumption and small chip area. The proposed technique is applied on multiplexed sensor fusion that has many applications in biosensors, automotive sensors and sensors of weather stations. The main idea of this work is to apply the reconfigurability concept of a SAR ADC. The advantage of this design is converting three analog signals (as a case study) to 4, 8 and 12 digital output bits by using only one modular reconfigurable ADC. By applying the reconfigurability concept we can save area and power consumption. This idea is achieved by enabling and disabling of one or more stages of the ADC according to the required analog signal to be converted. In this paper three analog signals used in a weather station are converted into digital output as a case study. These signals are temperature, pressure and humidity and are sensed using BME-280 Bosch sensor. The proposed ADC uses the coarse-fine conversion technique for its high accuracy and low power consumption. Simulation is carried out using Cadence Virtuoso with hardware-calibrated TSMC 65 nm CMOS technology. All metrics of the ADC are measured such as ENOB, SNR, Power consumption, INL, DNL, FOM and Chip area for each reconfigured number of bits (4, 8, and 12-bits in this case study) using a supply voltage of 1.0 V and a sampling frequency of 100 kHz. The 12-bit resolution consumes 6.13 µW, ENOB is 11.13 bits, SNR equals 70.74 dB, SFDR equals 73.22 dB and FOM 0.45 fJ. mm2/conversion. The 8-bit resolution consumes 4.95 µW, ENOB is 7.37 bits, SNR equals 48.10 dB, SFDR equals 56.92 dB and FOM 5.72 fJ.mm2/conversion. The 4-bit resolution consumes 1.91 µW, ENOB is 3.67 bits, SNR equals 23.78 dB, SFDR equals 30.25 dB and FOM 29.03 fJ.mm2/conversion. The total chip area is 0.02 mm2. It has been shown that the proposed reconfigurable ADC can be used with different sensors with different resolutions given its modular architecture using the coarse-fine methodology.

Authors

Institutions

Publication Details

Journal
Journal of Advanced Research in Applied Sciences and Engineering Technology
Published
2025-03-19
DOI
https://doi.org/10.37934/araset.63.3.149164
Primary Topic
CCD and CMOS Imaging Sensors
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Modular Reconfigurable ADC for Multiplexed Industrial Sensor Fusion Applications using the Coarse-Fine Methodology

Mohamed Refky, Karim M. Abozeid, Hassan Mostafa, A.H. Khalil
Journal of Advanced Research in Applied Sciences and Engineering Technology
CCD and CMOS Imaging Sensors
article

A Modular Reconfigurable ADC for Multiplexed Industrial Sensor Fusion Applications using the Coarse-Fine Methodology

Mohamed Refky, Karim M. Abozeid, Hassan Mostafa, A.H. Khalil
article en

Abstract

This paper presents a reconfigurable ADC that converts more than one analog signal into digital output bits with reconfigurable resolution. The proposed reconfigurable ADC uses successive approximation register technique (SAR) that provides low power consumption and small chip area. The proposed technique is applied on multiplexed sensor fusion that has many applications in biosensors, automotive sensors and sensors of weather stations. The main idea of this work is to apply the reconfigurability concept of a SAR ADC. The advantage of this design is converting three analog signals (as a case study) to 4, 8 and 12 digital output bits by using only one modular reconfigurable ADC. By applying the reconfigurability concept we can save area and power consumption. This idea is achieved by enabling and disabling of one or more stages of the ADC according to the required analog signal to be converted. In this paper three analog signals used in a weather station are converted into digital output as a case study. These signals are temperature, pressure and humidity and are sensed using BME-280 Bosch sensor. The proposed ADC uses the coarse-fine conversion technique for its high accuracy and low power consumption. Simulation is carried out using Cadence Virtuoso with hardware-calibrated TSMC 65 nm CMOS technology. All metrics of the ADC are measured such as ENOB, SNR, Power consumption, INL, DNL, FOM and Chip area for each reconfigured number of bits (4, 8, and 12-bits in this case study) using a supply voltage of 1.0 V and a sampling frequency of 100 kHz. The 12-bit resolution consumes 6.13 µW, ENOB is 11.13 bits, SNR equals 70.74 dB, SFDR equals 73.22 dB and FOM 0.45 fJ. mm2/conversion. The 8-bit resolution consumes 4.95 µW, ENOB is 7.37 bits, SNR equals 48.10 dB, SFDR equals 56.92 dB and FOM 5.72 fJ.mm2/conversion. The 4-bit resolution consumes 1.91 µW, ENOB is 3.67 bits, SNR equals 23.78 dB, SFDR equals 30.25 dB and FOM 29.03 fJ.mm2/conversion. The total chip area is 0.02 mm2. It has been shown that the proposed reconfigurable ADC can be used with different sensors with different resolutions given its modular architecture using the coarse-fine methodology.

Journal of Advanced Research in Applied Sciences and Engineering TechnologyVol. 63(3)
Cairo University (EG), British University in Egypt (EG)
Openalex Percentile: Top 96%
CCD and CMOS Imaging Sensors
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.