An all-digital RF transmitter architecture based on jitter-enhanced PWM for flexible frequency applications

We propose a novel flexible jitter-enhanced pulse width modulation(PWM) hardware architecture, which aims to improve the modulation resolution while reducing the requirement of PWM frequency. The architecture creatively distributes the jitter effect uniformly to every radio frequency(RF) cycle corresponding to the same baseband cycle by controllable jitter, which provides a new modulation resolution growth method in the time domain. The architecture provides flexibility to adapt to different basebands and radio frequencies. By using jitter, the modulation resolution of this paper can improve 5.32 bit at most, and the EVM performance can reach -41.21dB. The architecture proposed in this paper can use lower PWM frequency of 400MHz, which greatly reduces the frequency requirement of switching power amplifier in RF transmitting system. The jitter method proposed in this paper significantly improves the low modulation resolution of the traditional PWM all-digital RF transmitter and greatly changes the efficiency of all digital transmitters in the wireless communication system.

Authors

Institutions

Publication Details

Journal
Scientific Reports
Published
2025-03-19
DOI
https://doi.org/10.1038/s41598-025-92301-4
Citations
2
Primary Topic
Radio Frequency Integrated Circuit Design
Type
article
Field-Weighted Citation Impact
1.46

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

An all-digital RF transmitter architecture based on jitter-enhanced PWM for flexible frequency applications

Dake Liu, Biao Long, Wei Chen, Zhuhua Hu et al.
2 citations
Scientific Reports
Radio Frequency Integrated Circuit Design
1.46
article

An all-digital RF transmitter architecture based on jitter-enhanced PWM for flexible frequency applications

Dake Liu, Biao Long, Wei Chen, Zhuhua Hu, Han Liu, Yong Bai
article en
2 citations

Abstract

We propose a novel flexible jitter-enhanced pulse width modulation(PWM) hardware architecture, which aims to improve the modulation resolution while reducing the requirement of PWM frequency. The architecture creatively distributes the jitter effect uniformly to every radio frequency(RF) cycle corresponding to the same baseband cycle by controllable jitter, which provides a new modulation resolution growth method in the time domain. The architecture provides flexibility to adapt to different basebands and radio frequencies. By using jitter, the modulation resolution of this paper can improve 5.32 bit at most, and the EVM performance can reach -41.21dB. The architecture proposed in this paper can use lower PWM frequency of 400MHz, which greatly reduces the frequency requirement of switching power amplifier in RF transmitting system. The jitter method proposed in this paper significantly improves the low modulation resolution of the traditional PWM all-digital RF transmitter and greatly changes the efficiency of all digital transmitters in the wireless communication system.

Scientific ReportsVol. 15(1)
National University of Defense Technology (CN), Hainan University (CN)
National Natural Science Foundation of China, Key Research and Development Project of Hainan Province
Affordable and clean energy
Openalex Percentile: Top 19%
Radio Frequency Integrated Circuit Design
1.46
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.