Evaluating Power and Thermal Performance of Ten’s Complement on FPGA Board
Given the increasing demand for energy-efficient digital systems, reducing power consumption in communication circuits is vital in the search for sustainable, green communication. By prioritizing the execution of a particular operation on a Spartan FPGA board, this study overcomes the energy limits in digital circuits. Although the design yields outstanding performance in basic arithmetic operations, the first focus is given to power savings based on the reported 1.656 watts during testing. With a thermal margin of 56°C and no too significant heat generation, good thermal control ensured the system was kept within safe operating parameters. Using just 2.0% of I/O capacity, the design also exhibited effective resource economy. Through hardware performance improvement, this work stresses the capabilities of simple operations like ten's complement to drive energy-efficient design strategies on FPGA systems.
Authors
- Sonam Mittal (ORCID: https://orcid.org/0000-0002-4201-7260)
- Gurdeep Singh (ORCID: https://orcid.org/0009-0002-4985-6902)
Institutions
- Chitkara University (IN)
Publication Details
- Published
- 2024-11-22
- DOI
- https://doi.org/10.1109/aece62803.2024.10911722
- Primary Topic
- VLSI and FPGA Design Techniques
- Type
- article
- Field-Weighted Citation Impact
- 0.00