Effect of Wafer Backside Thin Film Thickness on Wafer Stealth Dicing Performance

The growing need for thinner, smaller die sizes with high die strength and low cycle times has allowed for stealth dicing to become an increasingly popular die singulation method. However, its process margins are relatively new and there are few studies documenting the relationship with laser irradiation during stealth dicing and silicon integrity. A pre-dicing wafer grinding process is commonly used during the SDBG process to ensure sufficient polishing and planarity as well as to remove any thin films or artifacts formed during wafer fabrication. However, this pre-grinding step increases manufacturing costs and cycle times. Thus, this study focusses on studying the effects of thin films on the wafer backside (non-metal, silicon) on the modified layers form during SD and the feasibility in removing a pre-dicing wafer grind process.

Authors

Institutions

Publication Details

Published
2024-12-03
DOI
https://doi.org/10.1109/eptc62800.2024.10909678
Citations
1
Primary Topic
3D IC and TSV technologies
Type
article
Field-Weighted Citation Impact
0.21
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Effect of Wafer Backside Thin Film Thickness on Wafer Stealth Dicing Performance

Dao Kun Lim, Haobijam Johnson Singh, Kian Guan Khoo, Ming‐Chun Lu et al.
1 citations
3D IC and TSV technologies
0.21
article

Effect of Wafer Backside Thin Film Thickness on Wafer Stealth Dicing Performance

Dao Kun Lim, Haobijam Johnson Singh, Kian Guan Khoo, Ming‐Chun Lu, Ankur Harish Shah, Rommel Tanola, Wen How Sim, Nathaniel Simon George, Tey Jie Lin Jolyn
article en
1 citations

Abstract

The growing need for thinner, smaller die sizes with high die strength and low cycle times has allowed for stealth dicing to become an increasingly popular die singulation method. However, its process margins are relatively new and there are few studies documenting the relationship with laser irradiation during stealth dicing and silicon integrity. A pre-dicing wafer grinding process is commonly used during the SDBG process to ensure sufficient polishing and planarity as well as to remove any thin films or artifacts formed during wafer fabrication. However, this pre-grinding step increases manufacturing costs and cycle times. Thus, this study focusses on studying the effects of thin films on the wafer backside (non-metal, silicon) on the modified layers form during SD and the feasibility in removing a pre-dicing wafer grind process.

Micron (United States) (US)
Openalex Percentile: Top 43%
3D IC and TSV technologies
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.