Warpage Calculation Methodology for C2W Hybrid Bonded Wafers
Chip-to-wafer (C2W) hybrid bonding has become a focal point for researchers in advanced packaging due to its ability to simultaneously form dielectric-dielectric and copper-copper bonds with ultra-fine Cu-Cu interconnect pitches while integrating a diverse array of chips with different functionalities, sizes, and technology nodes. Unlike the more established Wafer-to-Wafer (W2W) bonding, C2W hybrid bonding remains in its developmental stages, prompting significant ongoing research in this area. In this paper, we present a novel software tool developed to assist researchers in efficiently calculating optimized chip distribution on a wafer of given dimension, based on essential design parameters, while also providing precise predictions of critical hybrid bonding factors such as wafer warpage and thermal stress. By offering these analytical insights, the tool enables design optimization prior to expensive experimental and fabrication processes, making it an indispensable resource for advancing semiconductor research and development.
Authors
- Sasi Kumar Tippabhotla (ORCID: https://orcid.org/0000-0002-3382-4992)
- Chirantan Ganguly (ORCID: https://orcid.org/0000-0001-9493-2818)
- Vasarla Nagendra Sekhar
- Dileep Kumar Mishra (ORCID: https://orcid.org/0000-0002-1846-6752)
- Bhesetti Chandra Rao
- Vempati Srinivasa Rao
- Goh Jun Ci
Institutions
- Agency for Science, Technology and Research (SG)
- Institute of Microelectronics (SG)
Publication Details
- Published
- 2024-12-03
- DOI
- https://doi.org/10.1109/eptc62800.2024.10909752
- Citations
- 1
- Primary Topic
- 3D IC and TSV technologies
- Type
- article
- Field-Weighted Citation Impact
- 0.21