Maximizing Productivity Through Bonding Sequence Optimization in the Chip on Wafer Process

This paper presents a novel approach for optimizing chip bonding processes in semiconductor manufacturing, aimed at reducing bonding time while maintaining high precision. The conventional bonding method is time-consuming as it does not account for the distance between the two bonding heads during the process. We proposed a new algorithm to resolve this inefficiency by minimizing unnecessary head movements and optimizing the bonding sequence. Simulations showed successful results, achieving an average time reduction of 0.84% across 100 random sample cases, demonstrating the effectiveness of this approach in improving bonding efficiency without hardware modifications. These findings offer significant potential for enhancing overall productivity in chip on wafer (CoW) process.

Authors

Institutions

Publication Details

Published
2024-12-03
DOI
https://doi.org/10.1109/eptc62800.2024.10909760
Primary Topic
3D IC and TSV technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Maximizing Productivity Through Bonding Sequence Optimization in the Chip on Wafer Process

Minwoo Rhee, Jungchul Lee, Bumki Moon, Hyeonjun Yun et al.
1 links
3D IC and TSV technologies
article

Maximizing Productivity Through Bonding Sequence Optimization in the Chip on Wafer Process

Minwoo Rhee, Jungchul Lee, Bumki Moon, Hyeonjun Yun, Yunha Kim, Oh-Hyun Kwon, Byungjoon Lee, Hyungin Cho, Jin Hee Kim, Jisu Kim, Mingu Kang, Young-Seok Jung, Kwanghyun Cho, Geewoong Joung
article en

Abstract

This paper presents a novel approach for optimizing chip bonding processes in semiconductor manufacturing, aimed at reducing bonding time while maintaining high precision. The conventional bonding method is time-consuming as it does not account for the distance between the two bonding heads during the process. We proposed a new algorithm to resolve this inefficiency by minimizing unnecessary head movements and optimizing the bonding sequence. Simulations showed successful results, achieving an average time reduction of 0.84% across 100 random sample cases, demonstrating the effectiveness of this approach in improving bonding efficiency without hardware modifications. These findings offer significant potential for enhancing overall productivity in chip on wafer (CoW) process.

Samsung (South Korea) (KR)
Decent work and economic growth
Openalex Percentile: Top 74%
3D IC and TSV technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Maximizing Productivity Through Bonding Sequence Optimization in the Chip on Wafer Process — Minwoo Rhee, Jungchul Lee, et al. · (2024) | TGRS Research Map | TGRS