Efficient Training and Energy Saving Using Ternary Hardware Acceleration for PCG Classification

Cardiovascular diseases (CVDs) necessitate continuous heart sound monitoring to distinguish normal from abnormal signals for early diagnosis. While wearable devices using phonocardiogram (PCG) technology show promise, energy constraints limit their effectiveness. This letter presents a binary PCG classification method utilizing a ternary neural network with nonvolatile ternary logic gates. Based on negative capacitance carbon nanotube field-effect transistor technology, the design incorporates ternary full adders and multipliers for efficient MAC operations, reducing transistor count and enhancing energy efficiency. Results demonstrate significant improvements in energy dissipation, extending device lifespan and enhancing long-term disease detection capabilities.

Authors

Institutions

Publication Details

Journal
IEEE Embedded Systems Letters
Published
2025-03-04
DOI
https://doi.org/10.1109/les.2025.3547961
Citations
1
Primary Topic
Parallel Computing and Optimization Techniques
Type
article
Field-Weighted Citation Impact
2.27
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Efficient Training and Energy Saving Using Ternary Hardware Acceleration for PCG Classification

Mohammad Hossein Moaiyeri, Nima Eslami
1 citations
IEEE Embedded Systems Letters
Parallel Computing and Optimization Techniques
2.27
article

Efficient Training and Energy Saving Using Ternary Hardware Acceleration for PCG Classification

Mohammad Hossein Moaiyeri, Nima Eslami
article en
1 citations

Abstract

Cardiovascular diseases (CVDs) necessitate continuous heart sound monitoring to distinguish normal from abnormal signals for early diagnosis. While wearable devices using phonocardiogram (PCG) technology show promise, energy constraints limit their effectiveness. This letter presents a binary PCG classification method utilizing a ternary neural network with nonvolatile ternary logic gates. Based on negative capacitance carbon nanotube field-effect transistor technology, the design incorporates ternary full adders and multipliers for efficient MAC operations, reducing transistor count and enhancing energy efficiency. Results demonstrate significant improvements in energy dissipation, extending device lifespan and enhancing long-term disease detection capabilities.

IEEE Embedded Systems LettersVol. 17(6)
Shahid Beheshti University (IR)
Affordable and clean energy
Openalex Percentile: Top 18%
Parallel Computing and Optimization Techniques
2.27
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Efficient Training and Energy Saving Using Ternary Hardware Acceleration for PCG Classification — Mohammad Hossein Moaiyeri, Nima Eslami · IEEE Embedded Systems Letters (2025) | TGRS Research Map | TGRS