Rapid Prototyping for Design and Test of FPGA-Based Model Predictive Controllers for Power Converters

Abstract Recent advancements in FPGA technology have made these devices a cost-effective alternative for implementing Model Predictive Controllers (MPCs). This paper addresses the fast prototyping of FPGA-based Finite Control Set (FCS)-MPCs and the essential verification process preceding hardware-level testing. The methodology leverages MATLAB HDL Coder for automated HDL code generation. This approach offers a streamlined process and eliminates the need for expertise in hand-coded HDL, making it an ideal solution for power electronics engineers. The approach is exemplified using a three-phase active neutral point clamped converter. Beyond presenting the design approach, the paper introduces a systematic multi-stage verification process essential for the rapid prototyping of FCS-MPC controllers. This verification involves step-by-step simulations followed by experimental hardware-in-the-loop tests, ensuring the reliability of each stage for the smooth transition from pure simulation to FPGA hardware implementation of the controller. The proposed methodology not only simplifies the implementation and testing of the MPC algorithm within an FPGA but also facilitates the debugging process, a crucial aspect of the design phase.

Authors

Institutions

Publication Details

Journal
Journal of Electrical Engineering and Technology
Published
2025-02-24
DOI
https://doi.org/10.1007/s42835-025-02173-x
Citations
5
Primary Topic
Multilevel Inverters and Converters
Type
article
Field-Weighted Citation Impact
3.65

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Rapid Prototyping for Design and Test of FPGA-Based Model Predictive Controllers for Power Converters

Elyas Zamiri, Alberto Sanchez, Ángel de Castro, Marziye Purraji
5 citations
Journal of Electrical Engineering and Technology
Multilevel Inverters and Converters
3.65
article

Rapid Prototyping for Design and Test of FPGA-Based Model Predictive Controllers for Power Converters

Elyas Zamiri, Alberto Sanchez, Ángel de Castro, Marziye Purraji
article en
5 citations

Abstract

Abstract Recent advancements in FPGA technology have made these devices a cost-effective alternative for implementing Model Predictive Controllers (MPCs). This paper addresses the fast prototyping of FPGA-based Finite Control Set (FCS)-MPCs and the essential verification process preceding hardware-level testing. The methodology leverages MATLAB HDL Coder for automated HDL code generation. This approach offers a streamlined process and eliminates the need for expertise in hand-coded HDL, making it an ideal solution for power electronics engineers. The approach is exemplified using a three-phase active neutral point clamped converter. Beyond presenting the design approach, the paper introduces a systematic multi-stage verification process essential for the rapid prototyping of FCS-MPC controllers. This verification involves step-by-step simulations followed by experimental hardware-in-the-loop tests, ensuring the reliability of each stage for the smooth transition from pure simulation to FPGA hardware implementation of the controller. The proposed methodology not only simplifies the implementation and testing of the MPC algorithm within an FPGA but also facilitates the debugging process, a crucial aspect of the design phase.

Journal of Electrical Engineering and TechnologyVol. 20(4)
Universidad Autónoma de Madrid (ES)
Universidad Autónoma de Madrid, Ministerio de Ciencia e Innovación
Openalex Percentile: Top 8%
Multilevel Inverters and Converters
3.65
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.