A SiC MOSFET low switching loss strategy based on a reverse conduction

To reduce the switching loss of SiC MOSFET. In this paper, based on the reverse conduction process of SiC MOSFET in the third quadrant, the current flow direction and loss changes in the switching process are analyzed in detail, and it is found that the loss of the reverse conduction process is minimum at a specific dead time or load resistance. On this basis, an analytical model for the loss of SiC MOSFET reverse conduction process under different working conditions is established, and based on this model, a low loss strategy is proposed, that is, the output capacitor can discharge within the dead time by selecting the appropriate dead time and load resistance, so as to avoid discharging the output capacitor through the channel, so as to reduce the switching loss. The expressions for calculating dead time and load resistance are also given. Finally, the correctness of the low loss strategy is proved by the experimental results.

Authors

Institutions

Publication Details

Journal
IEICE Electronics Express
Published
2025-02-24
DOI
https://doi.org/10.1587/elex.22.20250050
Citations
1
Primary Topic
Silicon Carbide Semiconductor Technologies
Type
article
Field-Weighted Citation Impact
0.73
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A SiC MOSFET low switching loss strategy based on a reverse conduction

Nannan Sun, Jing Zhang, Tianyang Wang, Mengtao Sun et al.
1 citations
IEICE Electronics Express
Silicon Carbide Semiconductor Technologies
0.73
article

A SiC MOSFET low switching loss strategy based on a reverse conduction

Nannan Sun, Jing Zhang, Tianyang Wang, Mengtao Sun, Kai Huang, Zhen‐Jiang Gao, Chuman Cui
article en
1 citations

Abstract

To reduce the switching loss of SiC MOSFET. In this paper, based on the reverse conduction process of SiC MOSFET in the third quadrant, the current flow direction and loss changes in the switching process are analyzed in detail, and it is found that the loss of the reverse conduction process is minimum at a specific dead time or load resistance. On this basis, an analytical model for the loss of SiC MOSFET reverse conduction process under different working conditions is established, and based on this model, a low loss strategy is proposed, that is, the output capacitor can discharge within the dead time by selecting the appropriate dead time and load resistance, so as to avoid discharging the output capacitor through the channel, so as to reduce the switching loss. The expressions for calculating dead time and load resistance are also given. Finally, the correctness of the low loss strategy is proved by the experimental results.

IEICE Electronics ExpressVol. 22(7)
Harbin Institute of Technology (CN), Weichai Power (China) (CN), State Key Laboratory of Engine and Powertrain System
Openalex Percentile: Top 31%
Silicon Carbide Semiconductor Technologies
0.73
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.