Design and Analysis of 16-bit ALU using Gate Diffusion Input (GDI) Technique

This study presents a 16-bit Arithmetic Logic Unit (ALU) designed using the Gate Diffusion Input (GDI) technique, aimed at minimizing transistor count at the block level. As a core part of processors, the ALU performs essential arithmetic and logical functions for computing. By utilizing GDI, this ALU optimizes transistor efficiency, supporting operations such as addition, subtraction, AND, XOR, XNOR, NAND, OR, and NOT. A 1:8 demultiplexer was integrated to streamline input signal distribution, reducing hardware complexity. Compared to conventional CMOS designs, this GDI-based ALU demonstrates clear advantages in terms of lower transistor use, reduced power consumption, and minimized size. Design and simulation were performed using DSCH 3.5, showing improved energy efficiency and compactness, making it well-suited for low-power applications.

Authors

Institutions

Publication Details

Published
2024-12-04
DOI
https://doi.org/10.1109/icmnwc63764.2024.10872192
Citations
2
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.42
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Design and Analysis of 16-bit ALU using Gate Diffusion Input (GDI) Technique

K V Balaramakrishna, N. Neelima, E Vijaya Babu, Y. V. Ramana Reddy et al.
2 citations
Advancements in Semiconductor Devices and Circuit Design
0.42
article

Design and Analysis of 16-bit ALU using Gate Diffusion Input (GDI) Technique

K V Balaramakrishna, N. Neelima, E Vijaya Babu, Y. V. Ramana Reddy, A. Pranathi, U Sai Sudeeep
article en
2 citations

Abstract

This study presents a 16-bit Arithmetic Logic Unit (ALU) designed using the Gate Diffusion Input (GDI) technique, aimed at minimizing transistor count at the block level. As a core part of processors, the ALU performs essential arithmetic and logical functions for computing. By utilizing GDI, this ALU optimizes transistor efficiency, supporting operations such as addition, subtraction, AND, XOR, XNOR, NAND, OR, and NOT. A 1:8 demultiplexer was integrated to streamline input signal distribution, reducing hardware complexity. Compared to conventional CMOS designs, this GDI-based ALU demonstrates clear advantages in terms of lower transistor use, reduced power consumption, and minimized size. Design and simulation were performed using DSCH 3.5, showing improved energy efficiency and compactness, making it well-suited for low-power applications.

Aditya Birla (India) (IN)
Affordable and clean energy
Openalex Percentile: Top 35%
Advancements in Semiconductor Devices and Circuit Design
0.42
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.