Advanced Path Delay Fault Testing Strategies in High-Performance Digital Circuits

The presence of delay faults and addressing them in high-speed digital circuits is an important and challenging task in industries. Delay faults affect the performance of the circuits. To detect such delay defects and assure the timing accuracy of the circuit delay testing plays a critical role. In this paper, a brief of delay testing techniques with emphasis on path delay fault testing is reviewed. A review presented in this paper highlights significant delay test methodologies with the assumption of its greater impact in the future than it has now. We also used the path delay fault testing to detect the infected integrated circuits with improved fault coverage.

Authors

Institutions

Publication Details

Published
2024-11-13
DOI
https://doi.org/10.1109/ewdts63723.2024.10873667
Primary Topic
VLSI and Analog Circuit Testing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Advanced Path Delay Fault Testing Strategies in High-Performance Digital Circuits

P. Karthikeyan, Sundar Gopalakrishnan, Palanichamy Manikandan, Ramesh N. Patel
VLSI and Analog Circuit Testing
article

Advanced Path Delay Fault Testing Strategies in High-Performance Digital Circuits

P. Karthikeyan, Sundar Gopalakrishnan, Palanichamy Manikandan, Ramesh N. Patel
article en

Abstract

The presence of delay faults and addressing them in high-speed digital circuits is an important and challenging task in industries. Delay faults affect the performance of the circuits. To detect such delay defects and assure the timing accuracy of the circuit delay testing plays a critical role. In this paper, a brief of delay testing techniques with emphasis on path delay fault testing is reviewed. A review presented in this paper highlights significant delay test methodologies with the assumption of its greater impact in the future than it has now. We also used the path delay fault testing to detect the infected integrated circuits with improved fault coverage.

PSG INSTITUTE OF TECHNOLOGY AND APPLIED RESEARCH (IN), Indian Institute of Technology Indore (IN)
Climate action
Openalex Percentile: Top 70%
VLSI and Analog Circuit Testing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Advanced Path Delay Fault Testing Strategies in High-Performance Digital Circuits — P. Karthikeyan, Sundar Gopalakrishnan, et al. · (2024) | TGRS Research Map | TGRS