A 10-Bit Power Efficient SAR ADC Designed with Enhanced Signal Integrity for Biomedical Applications

Biomedical devices require high resolution, fast conversion speeds, low power consumption, and compact designs to ensure accurate monitoring, diagnosis, and longer battery life. Traditional SAR ADCs often struggle with limitations in resolution, noise, power efficiency, and speed, which hinders their applicability in healthcare. This research introduces a 10-bit low-noise SAR ADC designed with 90 nm CMOS technology operating at a 1V supply, achieving a power consumption of 11.887 microwatts for a 1-megahertz sinusoidal input signal. The design incorporates a double-tail dynamic latch comparator, known for its optimal power usage and minimal propagation delay, and explores split capacitive DAC structures for enhanced low-power efficiency. These improvements make the ADC suitable for reliable and energy-efficient biomedical applications, advancing healthcare technology.

Authors

Publication Details

Published
2024-12-06
DOI
https://doi.org/10.1109/isense63713.2024.10872123
Citations
1
Primary Topic
Analog and Mixed-Signal Circuit Design
Type
article
Field-Weighted Citation Impact
0.18
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A 10-Bit Power Efficient SAR ADC Designed with Enhanced Signal Integrity for Biomedical Applications

S. A. Sivasankari, Gregorio D', A A Soundharya
1 citations
Analog and Mixed-Signal Circuit Design
0.18
article

A 10-Bit Power Efficient SAR ADC Designed with Enhanced Signal Integrity for Biomedical Applications

S. A. Sivasankari, Gregorio D', A A Soundharya
article en
1 citations

Abstract

Biomedical devices require high resolution, fast conversion speeds, low power consumption, and compact designs to ensure accurate monitoring, diagnosis, and longer battery life. Traditional SAR ADCs often struggle with limitations in resolution, noise, power efficiency, and speed, which hinders their applicability in healthcare. This research introduces a 10-bit low-noise SAR ADC designed with 90 nm CMOS technology operating at a 1V supply, achieving a power consumption of 11.887 microwatts for a 1-megahertz sinusoidal input signal. The design incorporates a double-tail dynamic latch comparator, known for its optimal power usage and minimal propagation delay, and explores split capacitive DAC structures for enhanced low-power efficiency. These improvements make the ADC suitable for reliable and energy-efficient biomedical applications, advancing healthcare technology.

Affordable and clean energy
Openalex Percentile: Top 49%
Analog and Mixed-Signal Circuit Design
0.18
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.