+Architecting for the first Low Power Double Data Rate 5 (LPDDR5) Memory Module

Low Power Compression Attached Memory Module 2 (LPCAMM2) is the first LPDDR memory module using Compressive Mounting technology which permits 60% less space on the motherboard, increases performance by 50% and energy efficiency by up to 70% compared to SODIMM. Intel partnering will Dell, has led the development of the module where, through JEDEC, they aligned with OEMs and module developers to carry out the first designs. Understanding the physical constraints of 2x SODIMM, efforts were made to architect the module's design to allow smooth technology transition towards LPCAMM2 without affecting existing laptop platform solutions. Work was done on defining the module size resulting in 78 mm x 23 mm with a 10-layer type-4 1.2 mm thick 2x2+ PCB that houses four LPDDR5 x32 SDRAM, and power delivery solutions. The top layer is used to place the SDRAM and power solution, the inner layers are used for memory and power routing. This solution supports 2-channel, 2-rank, byte mode support, 32 Gb density, and up to 9.6 GT/s bus speed in addition to new P5200 PMIC technology which features DVFSC/DVFSQ low power modes, register security, and overclocking. This paper will discuss in detail on LPCAMM2 attributes, and pathfinding work from the architecture phase to its realization into the market.

Authors

Institutions

Publication Details

Published
2024-10-16
DOI
https://doi.org/10.1109/iemt61324.2024.10875178
Citations
2
Primary Topic
Parallel Computing and Optimization Techniques
Type
article
Field-Weighted Citation Impact
0.98
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

+Architecting for the first Low Power Double Data Rate 5 (LPDDR5) Memory Module

Myoung-Seob Lim, Stephen P Christianson, Frank J. Kern, Ee Sann Tan et al.
2 citations
Parallel Computing and Optimization Techniques
0.98
article

+Architecting for the first Low Power Double Data Rate 5 (LPDDR5) Memory Module

Myoung-Seob Lim, Stephen P Christianson, Frank J. Kern, Ee Sann Tan, Muhammad Zulkifli, Luis Carlos Alvarez Mata, Rijo Kizhakkedathu Avarachan
article en
2 citations

Abstract

Low Power Compression Attached Memory Module 2 (LPCAMM2) is the first LPDDR memory module using Compressive Mounting technology which permits 60% less space on the motherboard, increases performance by 50% and energy efficiency by up to 70% compared to SODIMM. Intel partnering will Dell, has led the development of the module where, through JEDEC, they aligned with OEMs and module developers to carry out the first designs. Understanding the physical constraints of 2x SODIMM, efforts were made to architect the module's design to allow smooth technology transition towards LPCAMM2 without affecting existing laptop platform solutions. Work was done on defining the module size resulting in 78 mm x 23 mm with a 10-layer type-4 1.2 mm thick 2x2+ PCB that houses four LPDDR5 x32 SDRAM, and power delivery solutions. The top layer is used to place the SDRAM and power solution, the inner layers are used for memory and power routing. This solution supports 2-channel, 2-rank, byte mode support, 32 Gb density, and up to 9.6 GT/s bus speed in addition to new P5200 PMIC technology which features DVFSC/DVFSQ low power modes, register security, and overclocking. This paper will discuss in detail on LPCAMM2 attributes, and pathfinding work from the architecture phase to its realization into the market.

Intel (United States) (US), Intel (Malaysia) (MY)
Affordable and clean energy
Openalex Percentile: Top 22%
Parallel Computing and Optimization Techniques
0.98
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

+Architecting for the first Low Power Double Data Rate 5 (LPDDR5) Memory Module — Myoung-Seob Lim, Stephen P Christianson, et al. · (2024) | TGRS Research Map | TGRS