Analog and High Frequency Analysis of Dielectric Pocket Engineered (DPE) 4H-SiC Based Dual Metal(DM), Gate-Stack (GS), ,Surrounding Gate, FET(DPE-4H-SiC-GSDM-SGFET) for GIDL Reduction
Gate induced drain leakages (GIDL) is a kind of short channel effects (SCEs) that can cause device damage due to persistent gate leakage of current. It acutely impairs the device's output, predominantly in analog utilizations. To reduce this effect, an innovative construction is projected with two dielectric-pockets close to the source region & drain region. This study examines a Dielectric Pocket Engineered, 4H-SiC Based Gate-Stack, Dual-Metal, Surrounding-Gate, FET (DPE-4H-SiC-GSDM-SGFET) for surface potential, electric field (contour), and subthreshold slope on several channel lengths (<tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$\mathrm{L}=50$</tex> nm,40 nm and 30 nm), A Gate-Stack with high-k based dielectric material, which includes Lanthanum oxide <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$\left(\text{La}_2 \mathrm{O}_3\right)$</tex> and Aluminum oxide <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$\left(\text{Al}_2 \mathrm{O}_3\right)$</tex>, have been employed. The objective is to reduce Gate-Induced Drain Leakage (GIDL) in off-state condition. Critical parameters such as drain current <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$\left(\mathbf{I}_{\mathbf{d s}}\right)$</tex>, transconductance <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$(\text{gm})$</tex>, output cosductance (g<inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">d</inf>), input capacitance (CGG) and cutoff frequency <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$\left(\mathbf{f}_{\mathrm{T}}\right)$</tex> have been investigated. ATLAS 3-D simulator has been used for the simulation purpose.
Authors
- R.S. Gupta (ORCID: https://orcid.org/0000-0003-1031-8621)
- Shobha Sharma (ORCID: https://orcid.org/0000-0003-0726-2380)
- S. S. Deswal
- Anubha Goel (ORCID: https://orcid.org/0000-0002-0400-5664)
- Sonam Rewari (ORCID: https://orcid.org/0000-0001-8946-9849)
- Neeraj Neeraj
Institutions
- Maharaja Engineering College (IN)
- Indira Gandhi Delhi Technical University for Women (IN)
- Delhi Technological University (IN)
Publication Details
- Published
- 2024-11-30
- DOI
- https://doi.org/10.1109/edkcon62339.2024.10870662
- Citations
- 1
- Primary Topic
- Silicon Carbide Semiconductor Technologies
- Type
- article
- Field-Weighted Citation Impact
- 0.21