Al2O3 growth on Ge by low-temperature (∼90 °C) atomic layer deposition and its application for MOS devices

A low-temperature device process is necessary for germanium (Ge) and germanium tin (GeSn)-based novel electronics/optics/spintronics/flexible device applications. Concerning insulating layer formation for gate stack and passivation layer, atomic layer deposition (ALD) has been widely studied and applied due to advantages, as exemplified by precise film thickness control and excellent step coverage. However, low-temperature ALD has not been applied to the abovementioned Ge(Sn)-based novel devices. In this study, we investigated Al₂O₃ deposition using low-temperature (∼90 °C) ALD (without sample heating) on Ge substrates and examined methods to enhance film quality and electrical properties. We found that direct low-temperature ALD on Ge led to dimple formation, which we attribute to uneven ALD growth caused by variations in surface hydrophilicity. To avoid this, we introduced a GeO₂ underlayer formed by electron cyclotron resonance (ECR) plasma before low-temperature ALD, successfully preventing dimples and improving surface uniformity. The resulting Al/Al₂O₃/GeO₂/Ge metal-oxide-semiconductor (MOS) capacitor demonstrated enhanced electrical characteristics. Additionally, a MOS field-effect transistor (FET) with gate stacks fabricated at a maximum gate stack process temperature of 130 °C exhibited typical operational behavior. This low-temperature ALD approach offers a promising pathway for low-temperature gate stack and passivation layer fabrication in emerging Ge(Sn)-based device applications.

Authors

Institutions

Publication Details

Journal
Materials Science in Semiconductor Processing
Published
2025-02-10
DOI
https://doi.org/10.1016/j.mssp.2025.109372
Citations
3
Primary Topic
Semiconductor materials and devices
Type
article
Field-Weighted Citation Impact
2.19

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Al2O3 growth on Ge by low-temperature (∼90 °C) atomic layer deposition and its application for MOS devices

Keisuke Yamamoto, Dong Wang, Hajime Kuwazuru, Taisei Aso
3 citations
Materials Science in Semiconductor Processing
Semiconductor materials and devices
2.19
article

Al2O3 growth on Ge by low-temperature (∼90 °C) atomic layer deposition and its application for MOS devices

Keisuke Yamamoto, Dong Wang, Hajime Kuwazuru, Taisei Aso
article en
3 citations

Abstract

A low-temperature device process is necessary for germanium (Ge) and germanium tin (GeSn)-based novel electronics/optics/spintronics/flexible device applications. Concerning insulating layer formation for gate stack and passivation layer, atomic layer deposition (ALD) has been widely studied and applied due to advantages, as exemplified by precise film thickness control and excellent step coverage. However, low-temperature ALD has not been applied to the abovementioned Ge(Sn)-based novel devices. In this study, we investigated Al₂O₃ deposition using low-temperature (∼90 °C) ALD (without sample heating) on Ge substrates and examined methods to enhance film quality and electrical properties. We found that direct low-temperature ALD on Ge led to dimple formation, which we attribute to uneven ALD growth caused by variations in surface hydrophilicity. To avoid this, we introduced a GeO₂ underlayer formed by electron cyclotron resonance (ECR) plasma before low-temperature ALD, successfully preventing dimples and improving surface uniformity. The resulting Al/Al₂O₃/GeO₂/Ge metal-oxide-semiconductor (MOS) capacitor demonstrated enhanced electrical characteristics. Additionally, a MOS field-effect transistor (FET) with gate stacks fabricated at a maximum gate stack process temperature of 130 °C exhibited typical operational behavior. This low-temperature ALD approach offers a promising pathway for low-temperature gate stack and passivation layer fabrication in emerging Ge(Sn)-based device applications.

Materials Science in Semiconductor ProcessingVol. 190
Kyushu University (JP), Kumamoto University (JP)
New Energy and Industrial Technology Development Organization, Japan Society for the Promotion of Science, Japan Science and Technology Agency, Research Institute of Electrical Communication, Tohoku University
Openalex Percentile: Top 14%
Semiconductor materials and devices
2.19
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.