Efficient Deep Neural Network Training With a Novel 5.3-Bit Block Floating Point Data Format

Low-bit-width data formats offer a promising solution for enhancing the energy efficiency of Deep Neural Network (DNN) training accelerators. In this work, we introduce a novel 5.3-bit data format that groups fixed-point values sharing a common exponent and scaling factor within a block of data. We propose a two-level logarithmic mantissa scaling method, providing a wide dynamic range for the Block Floating Point based data format and mitigating data loss during the conversion of DNN parameters into the proposed format. Evaluation results demonstrate that the proposed data format enables DNN training with an average of 5.3 bits, with minimal accuracy loss and no required modifications to the training process. Additionally, implementation results of proposed data format shows 1.48<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$\boldsymbol{\times}$</tex-math></inline-formula> reduction in memory footprint compared to 8-bit floating point formats, while addressing the lack of sufficient dynamic range for DNN training in current low-bit-width formats such as 8-bit and below.

Authors

Institutions

Publication Details

Journal
IEEE transactions on circuits and systems for artificial intelligence.
Published
2025-02-10
DOI
https://doi.org/10.1109/tcasai.2025.3532254
Primary Topic
Neural Networks and Applications
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Efficient Deep Neural Network Training With a Novel 5.3-Bit Block Floating Point Data Format

Mohammad Hassani Sadi, Sani Nassif, Chirag Sudarshan, Norbert Wehn
IEEE transactions on circuits and systems for artificial intelligence.
Neural Networks and Applications
article

Efficient Deep Neural Network Training With a Novel 5.3-Bit Block Floating Point Data Format

Mohammad Hassani Sadi, Sani Nassif, Chirag Sudarshan, Norbert Wehn
article en

Abstract

Low-bit-width data formats offer a promising solution for enhancing the energy efficiency of Deep Neural Network (DNN) training accelerators. In this work, we introduce a novel 5.3-bit data format that groups fixed-point values sharing a common exponent and scaling factor within a block of data. We propose a two-level logarithmic mantissa scaling method, providing a wide dynamic range for the Block Floating Point based data format and mitigating data loss during the conversion of DNN parameters into the proposed format. Evaluation results demonstrate that the proposed data format enables DNN training with an average of 5.3 bits, with minimal accuracy loss and no required modifications to the training process. Additionally, implementation results of proposed data format shows 1.48<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"><tex-math notation="LaTeX">$\boldsymbol{\times}$</tex-math></inline-formula> reduction in memory footprint compared to 8-bit floating point formats, while addressing the lack of sufficient dynamic range for DNN training in current low-bit-width formats such as 8-bit and below.

IEEE transactions on circuits and systems for artificial intelligence.Vol. 2(2)
Applied Radar (United States) (US), Rheinland-Pfälzische Technische Universität Kaiserslautern-Landau (DE)
Openalex Percentile: Top 99%
Neural Networks and Applications
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Efficient Deep Neural Network Training With a Novel 5.3-Bit Block Floating Point Data Format — Mohammad Hassani Sadi, Sani Nassif, et al. · IEEE transactions on circuits and systems for artificial intelligence. (2025) | TGRS Research Map | TGRS