STATIC TIMING ANALYSIS (STA): FUNDAMENTALS AND IMPLEMENTATION IN NANOMETER DIGITAL DESIGN
This comprehensive article explores Static Timing Analysis (STA) as a fundamental methodology in modern digital design verification, focusing on its evolution, implementation, and future directions in nanometer-scale semiconductor designs.The article delves into the comparative advantages of STA over traditional simulation methods, analyzing its impact on design verification efficiency and reliability.The
Authors
- Bharati Guvvala
Institutions
- SRM University (IN)
Publication Details
- Journal
- INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY
- Published
- 2025-02-07
- DOI
- https://doi.org/10.34218/ijcet_16_01_148
- Primary Topic
- Low-power high-performance VLSI design
- Type
- article
- Field-Weighted Citation Impact
- 0.00