Modeling the Resistance Variation of Heterogeneous Integrated Interconnect Structures under Electrical Stress

This paper studies the resistance change caused by temperature rise due to different currents passing through the sample under electrical stress. The device under test (DUT) is an interconnect structure composed of SAC305 (Sn 96.5%, Ag 3.0%, $\mathrm{Cu} 0.5 \%$) and copper, and the experimental temperature set at $100^{\circ} \mathrm{C}$. The experiment applied $1 \mathrm{~A} \mathrm{DC}, 2 \mathrm{~A} \mathrm{DC}$ and 2.2 A DC currents to the DUT for a total duration of 510 hours. According to the resistance surge phenomenon in the test results, a thermoelectric coupling model is proposed to solve the current temperature-resistance relationship of the interconnect structure, and compared with the test results, the error does not exceed 2%, which verifies its correctness.

Authors

Institutions

Publication Details

Published
2024-10-25
DOI
https://doi.org/10.1109/icta64028.2024.10860525
Citations
1
Primary Topic
Electronic Packaging and Soldering Technologies
Type
article
Field-Weighted Citation Impact
0.21
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Modeling the Resistance Variation of Heterogeneous Integrated Interconnect Structures under Electrical Stress

Huanpeng Wang, Mu‐Sheng Liang, Kun He, Yuehang Xu
1 citations
Electronic Packaging and Soldering Technologies
0.21
article

Modeling the Resistance Variation of Heterogeneous Integrated Interconnect Structures under Electrical Stress

Huanpeng Wang, Mu‐Sheng Liang, Kun He, Yuehang Xu
article en
1 citations

Abstract

This paper studies the resistance change caused by temperature rise due to different currents passing through the sample under electrical stress. The device under test (DUT) is an interconnect structure composed of SAC305 (Sn 96.5%, Ag 3.0%, $\mathrm{Cu} 0.5 \%$) and copper, and the experimental temperature set at $100^{\circ} \mathrm{C}$. The experiment applied $1 \mathrm{~A} \mathrm{DC}, 2 \mathrm{~A} \mathrm{DC}$ and 2.2 A DC currents to the DUT for a total duration of 510 hours. According to the resistance surge phenomenon in the test results, a thermoelectric coupling model is proposed to solve the current temperature-resistance relationship of the interconnect structure, and compared with the test results, the error does not exceed 2%, which verifies its correctness.

University of Electronic Science and Technology of China (CN)
Openalex Percentile: Top 44%
Electronic Packaging and Soldering Technologies
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Modeling the Resistance Variation of Heterogeneous Integrated Interconnect Structures under Electrical Stress — Huanpeng Wang, Mu‐Sheng Liang, et al. · (2024) | TGRS Research Map | TGRS