Comparative Analysis of 6T, 8T and 10T SRAM Using 180nm CMOS Technology for IoT Applications

As long as the power is furnished, the Static Random-Access Memory (SRAM) retains the information. SRAM does not demand continuous refreshment, which results better performance and low power usage. For wide variety of IoT applications, low power memory devices are desirable. This paper proposed 6T, 8T and 10T SRAM cells in 180nm CMOS technology, along with layout, parasitic extraction, pre and post layout also. The design of SRAM memory circuits is implemented using Cadence Virtuoso tool and Spectre simulator is used to generate waveform. This advanced SRAM model is the stand-in for IoT (Internet of Things) applications and described about the calculation of delay, noise and power. The proposed SRAM is useful for the devices like PC’s, smart phones, portable memories, embedded devices etc which require less power and high-speed operation.

Authors

Institutions

Publication Details

Published
2024-10-25
DOI
https://doi.org/10.1109/gccit63234.2024.10862027
Citations
1
Primary Topic
Low-power high-performance VLSI design
Type
article
Field-Weighted Citation Impact
0.21

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Comparative Analysis of 6T, 8T and 10T SRAM Using 180nm CMOS Technology for IoT Applications

Shweta Madiwalar, P Shalini, S. Vijayalakshmi, C. Poongothai et al.
1 citations
Low-power high-performance VLSI design
0.21
article

Comparative Analysis of 6T, 8T and 10T SRAM Using 180nm CMOS Technology for IoT Applications

Shweta Madiwalar, P Shalini, S. Vijayalakshmi, C. Poongothai, Vijayashri V. Belgaonkar, Shanthana Sundaraguru
article en
1 citations

Abstract

As long as the power is furnished, the Static Random-Access Memory (SRAM) retains the information. SRAM does not demand continuous refreshment, which results better performance and low power usage. For wide variety of IoT applications, low power memory devices are desirable. This paper proposed 6T, 8T and 10T SRAM cells in 180nm CMOS technology, along with layout, parasitic extraction, pre and post layout also. The design of SRAM memory circuits is implemented using Cadence Virtuoso tool and Spectre simulator is used to generate waveform. This advanced SRAM model is the stand-in for IoT (Internet of Things) applications and described about the calculation of delay, noise and power. The proposed SRAM is useful for the devices like PC’s, smart phones, portable memories, embedded devices etc which require less power and high-speed operation.

KLE Technological University (IN), KLE Academy of Higher Education and Research (IN), Embedded Systems (United States) (US), University of Newcastle Australia (AU), Newcastle University (GB)
Visvesvaraya Technological University
Openalex Percentile: Top 44%
Low-power high-performance VLSI design
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Comparative Analysis of 6T, 8T and 10T SRAM Using 180nm CMOS Technology for IoT Applications — Shweta Madiwalar, P Shalini, et al. · (2024) | TGRS Research Map | TGRS