A Low-Noise Power-Efficient Stacked Differential Transimpedance Amplifier in 0.18-μm CMOS

This paper presents a stacked differential CMOS Transimpedance Amplifier (TIA) with DC-coupled connections to the cathode and anode of a photodiode (PD). It receives naturally differential signals from both ends of the PD, achieving a gain that is twice that of conventional single-ended TIA while reducing the input-referred noise by a factor of $\sqrt{ } 2$. Additionally, by employing voltage domain stacking to reuse the current, the circuit allows for reverse biasing of the PD and improves energy efficiency from 55% to ${9 7 \%}$. We have validated the feasibility of this TIA topology using a $0.18-\mu \mathrm{m}$ CMOS process. The implemented TIA operates with a conventional 3.3 V supply voltage, consuming 89.1 mW, and features a differential gain of $70 \mathrm{~dB} \Omega$, an input-referred noise of $7.09 \mathrm{pA} / \sqrt{ } \mathrm{Hz}$, and a 3-dB bandwidth of 6 GHz. To the authors’ best knowledge, this is the first differential TIA for DC coupling with single-ended PD.

Authors

Institutions

Publication Details

Published
2024-10-25
DOI
https://doi.org/10.1109/icta64028.2024.10860719
Citations
1
Primary Topic
Radio Frequency Integrated Circuit Design
Type
article
Field-Weighted Citation Impact
0.21
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Low-Noise Power-Efficient Stacked Differential Transimpedance Amplifier in 0.18-μm CMOS

Yanlong Zhang, Xiaoyan Gui, Li Geng, Shuaizhe Ma et al.
1 citations
Radio Frequency Integrated Circuit Design
0.21
article

A Low-Noise Power-Efficient Stacked Differential Transimpedance Amplifier in 0.18-μm CMOS

Yanlong Zhang, Xiaoyan Gui, Li Geng, Shuaizhe Ma, Yifei Xia, Ruixuan Yang, Nianquan Ran, Binhao Wang, Dan Li, Xi Liu, Xuhui Wang, Yuye Yang
article en
1 citations

Abstract

This paper presents a stacked differential CMOS Transimpedance Amplifier (TIA) with DC-coupled connections to the cathode and anode of a photodiode (PD). It receives naturally differential signals from both ends of the PD, achieving a gain that is twice that of conventional single-ended TIA while reducing the input-referred noise by a factor of $\sqrt{ } 2$. Additionally, by employing voltage domain stacking to reuse the current, the circuit allows for reverse biasing of the PD and improves energy efficiency from 55% to ${9 7 \%}$. We have validated the feasibility of this TIA topology using a $0.18-\mu \mathrm{m}$ CMOS process. The implemented TIA operates with a conventional 3.3 V supply voltage, consuming 89.1 mW, and features a differential gain of $70 \mathrm{~dB} \Omega$, an input-referred noise of $7.09 \mathrm{pA} / \sqrt{ } \mathrm{Hz}$, and a 3-dB bandwidth of 6 GHz. To the authors’ best knowledge, this is the first differential TIA for DC coupling with single-ended PD.

Xi'an Institute of Optics and Precision Mechanics (CN), University of Chinese Academy of Sciences (CN), Xi'an Jiaotong University (CN)
Affordable and clean energy
Openalex Percentile: Top 44%
Radio Frequency Integrated Circuit Design
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A Low-Noise Power-Efficient Stacked Differential Transimpedance Amplifier in 0.18-μm CMOS — Yanlong Zhang, Xiaoyan Gui, et al. · (2024) | TGRS Research Map | TGRS