Effect of Warpage Pattern of Printed Circuit Board on Solder Paste Volume in the Stencil Printing Process

Abstract This study examines the influence of printed circuit board (PCB) warpage patterns on solder paste distribution during the stencil printing process (SPP). A multi-stage numerical model was developed and validated with experimental data, showing a deviation of less than 4%, to simulate the SPP with various warped PCB configurations. Various warpage patterns, including horizontal, vertical, spherical, and diagonal warpage, were analyzed along with key process parameters such as stopper load, squeegee load, and the positioning of clamping plates to identify the conditions that most significantly affect solder paste distribution. Results indicate that increasing the stopper load up to 170 N can reduce PCB warpage by approximately 60%, leading to a more even solder paste volume distribution. The squeegee load had minimal impact on gap reduction due to the constraints imposed by the side-clamping plates. Among the warpage patterns, diagonal warpage yielded the most uniform solder paste distribution, with up to 43% better consistency compared to horizontal warpage, which exhibited the greatest variation.

Authors

Institutions

Publication Details

Journal
Journal of Manufacturing Science and Engineering
Published
2025-02-06
DOI
https://doi.org/10.1115/1.4067847
Citations
1
Primary Topic
Electronic Packaging and Soldering Technologies
Type
article
Field-Weighted Citation Impact
0.73

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Effect of Warpage Pattern of Printed Circuit Board on Solder Paste Volume in the Stencil Printing Process

Seung Ryul Na, Namhyun Kang, Majid Mohammadhosseinzadeh, Jungbin Park et al.
1 citations
Journal of Manufacturing Science and Engineering
Electronic Packaging and Soldering Technologies
0.73
article

Effect of Warpage Pattern of Printed Circuit Board on Solder Paste Volume in the Stencil Printing Process

Seung Ryul Na, Namhyun Kang, Majid Mohammadhosseinzadeh, Jungbin Park, Hyeongtae Kim, Ji Hoon Kim, Hossein Ghorbani-Menghari, M. Jung
article en
1 citations

Abstract

Abstract This study examines the influence of printed circuit board (PCB) warpage patterns on solder paste distribution during the stencil printing process (SPP). A multi-stage numerical model was developed and validated with experimental data, showing a deviation of less than 4%, to simulate the SPP with various warped PCB configurations. Various warpage patterns, including horizontal, vertical, spherical, and diagonal warpage, were analyzed along with key process parameters such as stopper load, squeegee load, and the positioning of clamping plates to identify the conditions that most significantly affect solder paste distribution. Results indicate that increasing the stopper load up to 170 N can reduce PCB warpage by approximately 60%, leading to a more even solder paste volume distribution. The squeegee load had minimal impact on gap reduction due to the constraints imposed by the side-clamping plates. Among the warpage patterns, diagonal warpage yielded the most uniform solder paste distribution, with up to 43% better consistency compared to horizontal warpage, which exhibited the greatest variation.

Journal of Manufacturing Science and EngineeringVol. 147(7)
Korea Innotech (South Korea) (KR), Busan Medical Center (KR), Pusan National University (KR)
Ministry of Science, ICT and Future Planning, Korea Institute for Advancement of Technology, Korea Basic Science Institute
Openalex Percentile: Top 32%
Electronic Packaging and Soldering Technologies
0.73
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Effect of Warpage Pattern of Printed Circuit Board on Solder Paste Volume in the Stencil Printing Process — Seung Ryul Na, Namhyun Kang, et al. · Journal of Manufacturing Science and Engineering (2025) | TGRS Research Map | TGRS