Design and Functional Verification of a 1x4 Switch for Packet-Based Data Transmission

This work presents the design and functional verification of a 1x4 switch, a key component in packet-based communication protocols operating at the network layer of the TCP/IP model.The switch facilitates intelligent routing of data packets from a single input to multiple outputs, ensuring efficient and reliable communication.Addressing the growing need for robust verification in modern ASIC design-where verification consumes 60% of the design cycle and 90% of chip failures result from inadequate verification-this study develops a System Verilog-based verification environment.The design incorporates finite state machines (FSMs), FIFOs, and memory modules, with extensive simulation across diverse scenarios to validate functionality.State-of-the-art EDA tools, including Xilinx ISE 14.7 and Synopsys VCS 2021.09, are utilized for design synthesis and verification.This approach achieves comprehensive coverage, enhances reliability, and ensures reusability, making it a significant contribution to the field of network hardware design.