MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space

The emerging need for fast and power-efficient AI/ML deployment on-board spacecraft has forced the space in-dustry to examine specialized accelerators, which have been suc-cessfully used in terrestrial applications. Towards this direction, the current work introduces a very heterogeneous co-processing architecture that is built around UltraScale+ MPSoC and its programmable DPU, as well as commercial AI/ML accelerators such as MyriadX VPU and Edge TPU. The proposed architecture, called MPAI, handles networks of different size/complexity and accommodates speed-accuracy-energy trade-offs by exploiting the diversity of accelerators in precision and computational power. This brief provides technical background and reports preliminary experimental results and outcomes.

Authors

Institutions

Publication Details

Published
2024-11-18
DOI
https://doi.org/10.1109/icecs61496.2024.10848988
Primary Topic
CCD and CMOS Imaging Sensors
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space

Vasileios Leon, Dimitrios Soudris, George Lentaris, Panagiotis Minaidis
CCD and CMOS Imaging Sensors
article

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space

Vasileios Leon, Dimitrios Soudris, George Lentaris, Panagiotis Minaidis
article en

Abstract

The emerging need for fast and power-efficient AI/ML deployment on-board spacecraft has forced the space in-dustry to examine specialized accelerators, which have been suc-cessfully used in terrestrial applications. Towards this direction, the current work introduces a very heterogeneous co-processing architecture that is built around UltraScale+ MPSoC and its programmable DPU, as well as commercial AI/ML accelerators such as MyriadX VPU and Edge TPU. The proposed architecture, called MPAI, handles networks of different size/complexity and accommodates speed-accuracy-energy trade-offs by exploiting the diversity of accelerators in precision and computational power. This brief provides technical background and reports preliminary experimental results and outcomes.

National Technical University of Athens (GR), University of West Attica (GR)
Industry, innovation and infrastructure
Openalex Percentile: Top 76%
CCD and CMOS Imaging Sensors
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

MPAI: A Co-Processing Architecture with MPSoC & AI Accelerators for Vision Applications in Space — Vasileios Leon, Dimitrios Soudris, et al. · (2024) | TGRS Research Map | TGRS