On-Chip Advanced Control Algorithm for Memristor Operations with Integrated RISC-V Core

Advancements in memory technology have positioned memristors at the forefront of non-volatile memory applications, necessitating precise control mechanisms to accurately program memristor cells to their respective states. This study delves into the utilization of a RISC-V processor and PWM generators to configure registers for analog conductance control of crossbar memristor array architecture for accurate voltage and current mode operations. The core contribution is the development of a flexible and efficient control algorithm specifically designed for RISC-V. A Universal Verification Methodology Framework (UVMF) testbench is employed to validate control signals, ensuring their accuracy prior to hardware implementation. Results indicate significant enhancements in control efficiency, underlining the potential for integrating RISC-V with memristor technology.

Authors

Publication Details

Published
2024-11-18
DOI
https://doi.org/10.1109/icecs61496.2024.10848936
Citations
1
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.21
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

On-Chip Advanced Control Algorithm for Memristor Operations with Integrated RISC-V Core

Wei Zhao, Sabitha Kusuma, A. Ammari, Stefan van Waasen et al.
1 citations
Advanced Memory and Neural Computing
0.21
article

On-Chip Advanced Control Algorithm for Memristor Operations with Integrated RISC-V Core

Wei Zhao, Sabitha Kusuma, A. Ammari, Stefan van Waasen, Arun Ashok, Christian Grewing, André Zambanini, Neethu Kuriakose
article en
1 citations

Abstract

Advancements in memory technology have positioned memristors at the forefront of non-volatile memory applications, necessitating precise control mechanisms to accurately program memristor cells to their respective states. This study delves into the utilization of a RISC-V processor and PWM generators to configure registers for analog conductance control of crossbar memristor array architecture for accurate voltage and current mode operations. The core contribution is the development of a flexible and efficient control algorithm specifically designed for RISC-V. A Universal Verification Methodology Framework (UVMF) testbench is employed to validate control signals, ensuring their accuracy prior to hardware implementation. Results indicate significant enhancements in control efficiency, underlining the potential for integrating RISC-V with memristor technology.

Affordable and clean energy
Openalex Percentile: Top 44%
Advanced Memory and Neural Computing
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.