Hybrid-Parallel Collaborative Simulation Framework Integrating Device Physics With Circuit Dynamics for PDAE-Modeled Power Electronic Equipment

Optimizing high-performance power electronic equipment, such as power converters, requires multiscale simulations that incorporate the physics of power semiconductor devices and the dynamics of other circuit components, especially in conducting design of experiments (DoEs), defining the safe operating area of devices, and analyzing failures related to semiconductor devices. However, current methodologies either overlook the intricacies of device physics or do not achieve satisfactory computational speeds. To bridge this gap, this article proposes a hybrid-parallel collaborative (HPC) framework specifically designed to analyze the partial differential–algebraic equation (PDAE)-modeled power electronic equipment, integrating the device physics and circuit dynamics. The HPC framework employs a dynamic iteration to tackle the challenges inherent in solving the coupled nonlinear PDAE system and utilizes a hybrid-parallel computing strategy to reduce computing time. Physics-based system partitioning, along with hybrid-process-thread parallelization on shared and distributed memory, is employed, facilitating the simulation of hundreds of partial differential equations-modeled devices simultaneously without compromising speed. Experiments based on the hybrid-line commutated converter and reverse-blocking integrated gate-commutated thyristors are conducted under three typical real-world scenarios: semiconductor device optimization for the converter, converter design optimization, and device failure analysis. The HPC framework delivers simulation speed up to 60 times faster than the leading commercial software, while maintaining carrier-level accuracy in the experiments. This speedup becomes more pronounced as the number of semiconductor devices increases. This shows great potential for comprehensive analysis and collaborative optimization of devices and electronic power equipment, particularly in extreme conditions and failure scenarios.

Authors

Institutions

Publication Details

Journal
IEEE Transactions on Power Electronics
Published
2025-01-27
DOI
https://doi.org/10.1109/tpel.2025.3534030
Citations
4
Primary Topic
Real-time simulation and control systems
Type
article
Field-Weighted Citation Impact
4.86

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Hybrid-Parallel Collaborative Simulation Framework Integrating Device Physics With Circuit Dynamics for PDAE-Modeled Power Electronic Equipment

Qingyuan Shi, Rong Zeng, Xiyu Peng, Jiapeng Liu et al.
4 citations
IEEE Transactions on Power Electronics
Real-time simulation and control systems
4.86
article

Hybrid-Parallel Collaborative Simulation Framework Integrating Device Physics With Circuit Dynamics for PDAE-Modeled Power Electronic Equipment

Qingyuan Shi, Rong Zeng, Xiyu Peng, Jiapeng Liu, Chijie Zhuang, Dan T-c Wu, Zhicheng Liu, Bo Lin
article en
4 citations

Abstract

Optimizing high-performance power electronic equipment, such as power converters, requires multiscale simulations that incorporate the physics of power semiconductor devices and the dynamics of other circuit components, especially in conducting design of experiments (DoEs), defining the safe operating area of devices, and analyzing failures related to semiconductor devices. However, current methodologies either overlook the intricacies of device physics or do not achieve satisfactory computational speeds. To bridge this gap, this article proposes a hybrid-parallel collaborative (HPC) framework specifically designed to analyze the partial differential–algebraic equation (PDAE)-modeled power electronic equipment, integrating the device physics and circuit dynamics. The HPC framework employs a dynamic iteration to tackle the challenges inherent in solving the coupled nonlinear PDAE system and utilizes a hybrid-parallel computing strategy to reduce computing time. Physics-based system partitioning, along with hybrid-process-thread parallelization on shared and distributed memory, is employed, facilitating the simulation of hundreds of partial differential equations-modeled devices simultaneously without compromising speed. Experiments based on the hybrid-line commutated converter and reverse-blocking integrated gate-commutated thyristors are conducted under three typical real-world scenarios: semiconductor device optimization for the converter, converter design optimization, and device failure analysis. The HPC framework delivers simulation speed up to 60 times faster than the leading commercial software, while maintaining carrier-level accuracy in the experiments. This speedup becomes more pronounced as the number of semiconductor devices increases. This shows great potential for comprehensive analysis and collaborative optimization of devices and electronic power equipment, particularly in extreme conditions and failure scenarios.

IEEE Transactions on Power ElectronicsVol. 40(6)
Tsinghua University (CN)
National Natural Science Foundation of China
Openalex Percentile: Top 6%
Real-time simulation and control systems
4.86
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.