A Frequency-to-Voltage Converter-Based Frequency-Locked Loop for Injection Locking PLL

Injection locking technique can effectively increase loop bandwidth of Phase Locked Loop (PLL)without introducing stability issues. However, the capture range of injection locking PLL (ILPLL) are limited to 1/2 • Fref due to its inherent phase alignment method, which need an additional power hungry frequency tracking loop (FLL) to address the issue. This paper presents that a frequency-voltage converter based FLL makes it possible for ILPLLs to lock with any initial frequency. To extract the frequency information of the output signal, a low power capacitor-charged FVC is design instead of traditional charge pump. Combined the pulse swallower counter, the proposed ILPLL can be locked over the entire tuning range of the oscillator. The circuit is designed on a 40nm CMOS process. The simulation results shows that the proposed FLL consumes 5.7mW and its locking time less than 1us which is more power efficiency compared to the previous FLLs. The simulated reference spur and phase noise were -45 dBc and -124.3 dBc/Hz at 1MHz with 2.2-GHz output frequency.

Authors

Institutions

Publication Details

Published
2024-09-20
DOI
https://doi.org/10.1109/iccs62517.2024.10846124
Citations
1
Primary Topic
Advancements in PLL and VCO Technologies
Type
article
Field-Weighted Citation Impact
0.21
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Frequency-to-Voltage Converter-Based Frequency-Locked Loop for Injection Locking PLL

Tao Xu, Weiqiang Liu, Chenggang Yan, Yingqi Huang
1 citations
Advancements in PLL and VCO Technologies
0.21
article

A Frequency-to-Voltage Converter-Based Frequency-Locked Loop for Injection Locking PLL

Tao Xu, Weiqiang Liu, Chenggang Yan, Yingqi Huang
article en
1 citations

Abstract

Injection locking technique can effectively increase loop bandwidth of Phase Locked Loop (PLL)without introducing stability issues. However, the capture range of injection locking PLL (ILPLL) are limited to 1/2 • Fref due to its inherent phase alignment method, which need an additional power hungry frequency tracking loop (FLL) to address the issue. This paper presents that a frequency-voltage converter based FLL makes it possible for ILPLLs to lock with any initial frequency. To extract the frequency information of the output signal, a low power capacitor-charged FVC is design instead of traditional charge pump. Combined the pulse swallower counter, the proposed ILPLL can be locked over the entire tuning range of the oscillator. The circuit is designed on a 40nm CMOS process. The simulation results shows that the proposed FLL consumes 5.7mW and its locking time less than 1us which is more power efficiency compared to the previous FLLs. The simulated reference spur and phase noise were -45 dBc and -124.3 dBc/Hz at 1MHz with 2.2-GHz output frequency.

Nanjing University of Aeronautics and Astronautics (CN)
Affordable and clean energy
Openalex Percentile: Top 44%
Advancements in PLL and VCO Technologies
0.21
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A Frequency-to-Voltage Converter-Based Frequency-Locked Loop for Injection Locking PLL — Tao Xu, Weiqiang Liu, et al. · (2024) | TGRS Research Map | TGRS