Constraint-Aware Annealing for CMOS-Based Ising Machine LDPC Decoder
Ising machines are efficient hardware solvers for combinatorial optimization problems (COPs). In CMOS-based Ising machines, the annealing process is crucial for efficiently navigating complex energy landscapes in mapped COPs such as Max-Cut and low-density parity-check (LDPC) decoding. QuBRIM, a CMOS-based Ising machine, has recently been utilized to solve LDPC decoding problems using multi-body interactions. A constraint-aware annealing schedule is proposed that increases the efficiency of solving the mapped COP. The proposed annealing method uses knowledge of the LDPC decoding problem to guide the annealing process. The annealing schedule is demonstrated through high-level simulations. The proposed methodology demonstrates a normalized energy efficiency (NEE) of 0.68 pJ/bit/iteration, which is a 1.8x improvement over random bit-flip annealing, and an 80% increase in throughput.
Authors
- Zeljko Ignjatovic (ORCID: https://orcid.org/0000-0002-2070-3868)
- Eslam Elmitwalli (ORCID: https://orcid.org/0000-0003-4396-2683)
- Selçuk Köse (ORCID: https://orcid.org/0000-0001-8095-6691)
Institutions
- University of Rochester (US)
Publication Details
- Journal
- IEEE Transactions on Circuits & Systems II Express Briefs
- Published
- 2025-01-22
- DOI
- https://doi.org/10.1109/tcsii.2025.3532665
- Citations
- 2
- Primary Topic
- Neural Networks and Applications
- Type
- article
- Field-Weighted Citation Impact
- 4.96
Funders
- National Science Foundation
- Defense Advanced Research Projects Agency