Implementation of High-Speed LDPC Decoder Using SDFEC for 5G-Adv and 6G

This paper discusses the implementation technology aimed at reducing the power consumption and weight of a wireless backhaul system mounted on drones, which is used to temporarily establish high-speed communication networks in preparation for disasters. To implement a drone-mounted modem capable of high-speed wireless data communication at speeds of over 1 Gbps, we utilized the XCZU48DR (Xilinx Zynq UltraScale+ RF -SoC) that includes an LDPC (Low Density Parity Check Code) decoder core. By using the four SDFEC (Soft Decision Forward Error Correction) cores within the XCZU48DR, we performed LDPC (Low Density Parity-check Code) decoding and achieved decoding performance of over 1 Gbps. Therefore, this paper presents the implementation details of a high-speed LDPC decoder using SDFEC with performance exceeding 1 Gbps.

Authors

Institutions

Publication Details

Published
2024-10-16
DOI
https://doi.org/10.1109/ictc62082.2024.10827578
Primary Topic
Error Correcting Code Techniques
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Implementation of High-Speed LDPC Decoder Using SDFEC for 5G-Adv and 6G

Moon Young Jin, Jang-Won Moon, JungSook Bae, Seungjae Bahng et al.
Error Correcting Code Techniques
article

Implementation of High-Speed LDPC Decoder Using SDFEC for 5G-Adv and 6G

Moon Young Jin, Jang-Won Moon, JungSook Bae, Seungjae Bahng, Hoon Lee, Jun Woo Kim, Yong Su Lee
article en

Abstract

This paper discusses the implementation technology aimed at reducing the power consumption and weight of a wireless backhaul system mounted on drones, which is used to temporarily establish high-speed communication networks in preparation for disasters. To implement a drone-mounted modem capable of high-speed wireless data communication at speeds of over 1 Gbps, we utilized the XCZU48DR (Xilinx Zynq UltraScale+ RF -SoC) that includes an LDPC (Low Density Parity Check Code) decoder core. By using the four SDFEC (Soft Decision Forward Error Correction) cores within the XCZU48DR, we performed LDPC (Low Density Parity-check Code) decoding and achieved decoding performance of over 1 Gbps. Therefore, this paper presents the implementation details of a high-speed LDPC decoder using SDFEC with performance exceeding 1 Gbps.

Electronics and Telecommunications Research Institute (KR)
Affordable and clean energy
Openalex Percentile: Top 70%
Error Correcting Code Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.