Implementation of High-Speed LDPC Decoder Using SDFEC for 5G-Adv and 6G
This paper discusses the implementation technology aimed at reducing the power consumption and weight of a wireless backhaul system mounted on drones, which is used to temporarily establish high-speed communication networks in preparation for disasters. To implement a drone-mounted modem capable of high-speed wireless data communication at speeds of over 1 Gbps, we utilized the XCZU48DR (Xilinx Zynq UltraScale+ RF -SoC) that includes an LDPC (Low Density Parity Check Code) decoder core. By using the four SDFEC (Soft Decision Forward Error Correction) cores within the XCZU48DR, we performed LDPC (Low Density Parity-check Code) decoding and achieved decoding performance of over 1 Gbps. Therefore, this paper presents the implementation details of a high-speed LDPC decoder using SDFEC with performance exceeding 1 Gbps.
Authors
- Moon Young Jin
- Jang-Won Moon (ORCID: https://orcid.org/0000-0001-5675-0423)
- JungSook Bae
- Seungjae Bahng (ORCID: https://orcid.org/0009-0005-5907-4965)
- Hoon Lee (ORCID: https://orcid.org/0000-0003-0753-8324)
- Jun Woo Kim (ORCID: https://orcid.org/0000-0002-0875-8364)
- Yong Su Lee
Institutions
- Electronics and Telecommunications Research Institute (KR)
Publication Details
- Published
- 2024-10-16
- DOI
- https://doi.org/10.1109/ictc62082.2024.10827578
- Primary Topic
- Error Correcting Code Techniques
- Type
- article
- Field-Weighted Citation Impact
- 0.00