A Fast Transient Response Output-capacitorless LDO With Low Quiescent Power

An output capacitorless low-dropout regulator (LDO) with a transient enhancement circuit is proposed. The proposed transient enhancement circuit provides a charging and discharging path to the gate of the power transistor during rapid load changes, achieving good transient response without the need for an external output capacitor. The circuit make use of the overshoot or undershoot voltage to temporarily increase the charging or discharging current, thereby enhancing the transient response performance of the LDO. Simulation results show that the proposed LDO consumes a quiescent current of 5μA and operates with an input voltage of 1.8V, regulating output voltage of 1.6V, with dropout voltage of 200mV, and maximum output current of 100mA. When the load current steps from 1mA to 100mA with a load step of 40mA/μs, the undershoot voltage is 70.52mV, with a recovery time of 2.68μs. Conversely, when the load current steps from 100mA to 1mA in the same time frame, the overshoot voltage is 46.48mV, with a recovery time of 6.5μs. Additionally, the LDO achieves stability across the full load range of 0-100mA with an output capacitance of 10pF.

Authors

Institutions

Publication Details

Published
2024-09-20
DOI
https://doi.org/10.1109/eit63098.2024.10762683
Primary Topic
Semiconductor materials and devices
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Fast Transient Response Output-capacitorless LDO With Low Quiescent Power

L. X. Wang, Liang Xu, Xiaofei Kuang, Jie Yang
Semiconductor materials and devices
article

A Fast Transient Response Output-capacitorless LDO With Low Quiescent Power

L. X. Wang, Liang Xu, Xiaofei Kuang, Jie Yang
article en

Abstract

An output capacitorless low-dropout regulator (LDO) with a transient enhancement circuit is proposed. The proposed transient enhancement circuit provides a charging and discharging path to the gate of the power transistor during rapid load changes, achieving good transient response without the need for an external output capacitor. The circuit make use of the overshoot or undershoot voltage to temporarily increase the charging or discharging current, thereby enhancing the transient response performance of the LDO. Simulation results show that the proposed LDO consumes a quiescent current of 5μA and operates with an input voltage of 1.8V, regulating output voltage of 1.6V, with dropout voltage of 200mV, and maximum output current of 100mA. When the load current steps from 1mA to 100mA with a load step of 40mA/μs, the undershoot voltage is 70.52mV, with a recovery time of 2.68μs. Conversely, when the load current steps from 100mA to 1mA in the same time frame, the overshoot voltage is 46.48mV, with a recovery time of 6.5μs. Additionally, the LDO achieves stability across the full load range of 0-100mA with an output capacitance of 10pF.

Westlake University (CN), Hangzhou Dianzi University (CN)
Hangzhou Dianzi University
Affordable and clean energy
Openalex Percentile: Top 77%
Semiconductor materials and devices
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A Fast Transient Response Output-capacitorless LDO With Low Quiescent Power — L. X. Wang, Liang Xu, et al. · (2024) | TGRS Research Map | TGRS